EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-65863GD-183

Description
Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP80, 0.890 X 0.890 INCH, 0.130 INCH HEIGHT, CERAMIC, QFP-80
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size2MB,79 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-65863GD-183 Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP80, 0.890 X 0.890 INCH, 0.130 INCH HEIGHT, CERAMIC, QFP-80

BU-65863GD-183 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid1154999345
package instructionQFP, QFP80,1.1SQ,40
Reach Compliance Codecompliant
Country Of OriginTaiwan, USA
YTEOL7.25
Other featuresSEATED HT-CALCULATED
Address bus width32
boundary scanYES
Bus compatibilityPCI
maximum clock frequency20 MHz
letter of agreementMIL-STD-1553A; MIL-STD-1553B; MIL-STD-1760; MCAIR; STANAG-3838
Data encoding/decoding methodsBIPH-LEVEL(MANCHESTER)
Maximum data transfer rate0.125 MBps
External data bus width32
JESD-30 codeS-CQFP-G80
JESD-609 codee0
length22.35 mm
low power modeYES
Number of serial I/Os2
Number of terminals80
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFP
Encapsulate equivalent codeQFP80,1.1SQ,40
Package shapeSQUARE
Package formFLATPACK
Certification statusNot Qualified
Filter levelMIL-PRF-38534
Maximum seat height3.708 mm
Maximum supply voltage3.45 V
Minimum supply voltage3.15 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.016 mm
Terminal locationQUAD
width22.35 mm
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
PCI MICRO-ACE
®
*-TE
BU-65743/65843/65863/65864
PCI MINI-ACE
®
MARK3 AND
FEATURES
Make sure the next
Card you purchase
has...
TM
®
32-Bit/33MHz, 3.3Volt, PCI Target
Interface
Fully Integrated 1553A/B Notice 2,
1760, McAir, STANAG 3838 Interface
Terminal
All +3.3V Operation or +3.3V Logic
and +5V Transceivers
0.88 inch square, 80-Pin CQFP (PCI
Mini-ACE Mark3) or 0.80 inch square
324 ball BGA (PCI Micro-ACE TE)
Compatible with PCI Enhanced Mini-
ACE, Enhanced Mini-ACE, Mini-ACE
and ACE Generations
Choice of :
-
RT only with 4K RAM (BU-65743)
- BC/RT/MT with 4K RAM (BU-65843)
- BC/RT/MT with 64K RAM, and RAM
Parity (BU-65863, BU-65864)
Sleep Mode Option
Choice of 10, 12, 16, or 20 MHz 1553
Clock
Highly Autonomous BC with Built-In
Message Sequence Control:
- Frame Scheduling
- Branching
- Asynchronous Message Insertion
- General Purpose Queue
- User-defined Interrupts
Advanced RT Functions
- Global Circular Buffering
- Interrupt Status Queue
- 50% Circular Buffer Rollover
Interrupts
Selective Message Monitor or
RT/Monitor
FOR MORE INFORMATION CONTACT:
DESCRIPTION
The PCI Mini-ACE Mark3/Micro-ACE TE family of MIL-STD-1553 terminals
provides a complete interface between a 32-Bit/33Mhz 3.3V signaling PCI Bus
and a MIL-STD-1553 bus. These terminals integrate dual transceiver, protocol
logic, and 4K or 64K words of RAM, all of which can be powered from 3.3V.
With a 0.88-inch square package, the PCI Mini-ACE Mark3 is the smallest
ceramic CQFP PCI 1553 solution available. The 0.80-inch square 324 ball BGA
PCI Micro-ACE TE has an even smaller footprint, but has a more restricted
operating temperature range. Both are 100% software compatible with the
larger PCI Enhanced Mini-ACE and add TAG_CLK inputs. The TAG_CLK input
allows a software selectable external time tag clock input. Both parts are avail-
able with a choice of either 3.3V transceivers or 5V transceivers.
The PCI Micro-ACE TE has a more restricted set of options compared to the
PCI Mini-ACE Mark3. Please consult the ordering information at the rear of the
data sheet to see which options are available. In addition, the PCI Micro-ACE
TE adds RTBOOT and 1553 clock select inputs for applications which must
boot into RT mode with Busy bit set.
The PCI Mini-ACE Mark3/Micro-ACE TE is nearly 100% software compatible
with the Enhanced Mini-ACE and previous generation Mini-ACE terminals. The
PCI interface to this terminal is not 5V tolerant.
Multiprotocol support of MIL-STD-1553A/B and STANAG 3838, including
Mark3 versions incorporating McAir compatible transmitters, is provided. There
is a choice of 10, 12, 16, or 20 MHz 1553 clocks. The BC/RT/MT versions with
64K words of RAM include built-in RAM parity checking.
BC features include a built-in message sequence control engine, with a set of
20 instructions. This provides an autonomous means of implementing multi-
frame message scheduling, message retry schemes, data double buffering,
asynchronous message insertion, and reporting to the host CPU.
The PCI Mini-ACE Mark3 and Micro-ACE TE RT offer single and circular sub-
address buffering schemes, along with a global circular buffering option, 50%
rollover interrupt for circular buffers, and an interrupt status queue.
FOR MORE INFORMATION CONTACT:
Technical Support:
1-800-DDC-5757 ext. 7771
Technical Support:
1-800-DDC-5757 ext. 7771
Data Device Corporation
105 Wilbur Place
Bohemia, New York 11716
631-567-5600 Fax: 631-567-7358
www.ddc-web.com
*
©
The technology used in DDC’s Micro-ACE series of products may be
subject to one or more patents pending.
All trademarks are the property of their respective owners.
2003 Data Device Corporation
How to use TIM1 as master mode and TIM2 and TIM3 as slave mode to control channels 1 and 2 to send pulses
Use TIM2 and TIM3 slave modes to count the pulses of channels 1 and 2 of TIM1 respectively. When the pulses of channels 1 and 2 reach the set value, stop sending pulses of channels 1 and 2 of TIM1 res...
fuhuait stm32/stm8
SRAM modeling?
I just came into contact with SRAM and was asked to model an SRAM. What is SRAM modeling? Is it the read/write controller of SRAM or the simulation model of SRAM?...
pplcyls FPGA/CPLD
On the true nature of semiconductor "hole" conduction
[color=#333333] Is the statement "In semiconductors, only electrons can conduct electricity" correct? Most people with a little knowledge of semiconductors would think that this statement is wrong. Th...
Jacktang Analogue and Mixed Signal
I would like to ask about the problem of stm32f103zet6ADC3 and fsmc.
May I ask 103zet6, when the five signal lines fsmc_niord-nios16 for CF cards are not used, can the five channels in4-in8 of adc3 be used? (At this time, the fsmc clock is turned on) Thank you very muc...
shanjian13 stm32/stm8
FPGA lossless fixed-point
[color=#333333]I took a DJI written test a few days ago. One of the questions was how to do lossless fixed-point conversion of 12.918. What is the minimum bit width? [/color] [color=#333333]I looked a...
CoffeeOrTea FPGA/CPLD
Students from Huaqing Yuanjian please come in~~~
Have you ever been to Huaqing Yuanjian for training? How is the employment class I mentioned? Can you give me some advice? Does anyone know Shangguan? How is it? I want to go for training, because if ...
wm109947 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 438  1018  2919  401  751  9  21  59  16  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号