2200RG6F002F3MA datasheet, PDF

2200RG6F002F3MA: DescriptionStrain Guage Sensor, Gage, -15Psi Min, 45Psi Max, 0.25%, 0-5V, Cylindrical; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

2200RG6F002F3MA Overview

Strain Guage Sensor, Gage, -15Psi Min, 45Psi Max, 0.25%, 0-5V, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Gems Sensors & Controls
Reach Compliance Code	unknown
Maximum accuracy(%)	0.25%
shell	STAINLESS STEEL
Nominal offset	0V
Maximum operating temperature	50 °C
Minimum operating temperature	-20 °C
Output range	0-5V
Output type	ANALOG VOLTAGE
Package Shape/Form	CYLINDRICAL
port type	1/4 NPT
Maximum pressure range	45 Psi
Minimum pressure range	-15 Psi
Pressure sensing mode	GAGE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	1.5 V
Termination type	METAL CABLE GLAND
Base Number Matches	1

Verilog four bit counter code: `timescale1ns/100ps module counter (inputclk,inputrst_n,outputreg [3:0]counter);always @(negedge rst_n or posedge clk) beginif (!rst_n) begincounter <= 4'b0;endelse begincounter <= counter+4'b1;end en...; 清风揽月shine FPGA/CPLD

LSD-FET430UIF wiring diagram: 1. The following is the wiring diagram of the Lierda msp430 emulator (two lines):2. Wiring instructions are as follows: If the target board is not powered during the simulation, the FET will provide p...; 灞波儿奔 Microcontroller MCU

Grab the post! A wave of high-quality tutorials is coming, comment and forward the tutorials to get gifts! Cheer for the 2019 National Competition~: Event time: From now until August 4th This year, TI has provided a wide variety of development boards for students participating in the competition. We have also summarized some useful video tutorials...; EE大学堂 Electronics Design Contest

What tools can be used to detect memory leaks in WinCE programs?: What tools can be used to detect memory leaks in WinCE programs?...; nwuwmz Embedded System

Comparison of signed numbers in FPGA: In FPGA, how to compare signed numbers, what is binary complement, and how to represent signed numbers for AD output?...; shuijingqihuan FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components