EEWORLDEEWORLDEEWORLD

Part Number

Search

51760-10706414CBLF

Description
Board Connector, Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle
CategoryThe connector    The connector   
File Size259KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

51760-10706414CBLF Overview

Board Connector, Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle

51760-10706414CBLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid307857644
Reach Compliance Codecompliant
ECCN codeEAR99
Board mount optionsHOLE .138-.163
body width0.47 inch
subject depth0.865 inch
body length7.5 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact completed and terminatedTIN
Contact point genderFEMALE
Contact materialCOPPER ALLOY
Contact resistance20 mΩ
Contact styleHYBRID
Dielectric withstand voltage2500VDC V
Durability200 Cycles
Filter functionNO
maximum insertion force.973 N
Insulation resistance500000000 Ω
insulator materialGLASS FILLED POLYETHYLENE
Mixed contactsYES
Installation option 1GUIDE PIN
Installation option 2LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Rated current (signal)3 A
GuidelineUL
Terminal length0.154 inch
Termination typePRESS FIT
Evacuation force-minimum value.17792 N
PDM: Rev:M
STATUS:
Released
Printed: Dec 20, 2010
.
Unable to load NK.NB0
I use the card swipe method to load NK.NB0. Why can't the NK.NB0 BOOT boot I compiled and generated recognize and load the serial port print information as follows. System ready! Preparing for downloa...
流氓法拉利 Embedded System
The latest research areas of FPGA
Dear electronics enthusiasts and experts, I would like to ask you, what is the latest research field of FPGA? In what areas can new breakthroughs be made? Thank you...
ky0611 FPGA/CPLD
LPC11C14 GPIO state cannot be changed
Below is the initialization of pin PIO2_11. The original intention was to initialize the pin to output low level, but it has always been high level....
einslssac NXP MCU
Dear experts, please help me with the xilinx and altera single port RAM simulation problem
[i=s] This post was last edited by xujiangyu0619 on 2015-1-15 23:00 [/i] When simulating Xilinx and Altera single-port RAM, it is found that Xilinx RAM uses one less clock cycle than Altera when readi...
xujiangyu0619 FPGA/CPLD
A letter to college students majoring in electronics
I am a student of an ordinary college, and I will graduate in less than a month, majoring in electronic information. I have spent four years of college life in an ordinary city. At this moment, I am s...
ienglgge MCU
How to support text display in wince6 eboot?
What fonts do people usually use and how do they use them? If the screen needs to be rotated, how do you display it?...
ssky Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 319  900  187  2677  1170  7  19  4  54  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号