EEWORLDEEWORLDEEWORLD

Part Number

Search

XCR22LV10-10VO24C

Description
totalcmos, universal pld device
CategoryProgrammable logic devices    Programmable logic   
File Size143KB,14 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric Compare View All

XCR22LV10-10VO24C Overview

totalcmos, universal pld device

XCR22LV10-10VO24C Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerXILINX
Parts packaging codeSOIC
package instructionTSSOP, TSSOP24,.25
Contacts24
Reach Compliance Codeunknown
ArchitecturePAL-TYPE
maximum clock frequency125 MHz
JESD-30 codeR-PDSO-G24
JESD-609 codee0
length7.8 mm
Humidity sensitivity level1
Dedicated input times11
Number of I/O lines10
Number of entries22
Output times10
Number of product terms132
Number of terminals24
Maximum operating temperature70 °C
Minimum operating temperature
organize11 DEDICATED INPUTS, 10 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP24,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)225
power supply3.3 V
Programmable logic typeEE PLD
propagation delay10 ns
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width4.4 mm
0
R
XCR22LV10: 3V Zero Power,
TotalCMOS, Universal PLD Device
0
0*
DS047 (v1.1) February 10, 2000
Product Specification
Features
Industry's first TotalCMOS™ SPLD - both CMOS
design and process technologies
Fast Zero Power (FZP™) design technique provides
ultra-low power and high speed
- Static current of less than 45
µ
A
- Dynamic current substantially below that of
competing devices
- Pin-to-pin delay of only 10 ns
True Zero Power device with no turbo bits or power
down schemes
Function/JEDEC map compatible with Bipolar,
UVCMOS, EECMOS 22V10s
Multiple packaging options featuring PCB-friendly
flow-through pinouts (SOL and TSSOP)
- 24-pin TSOIC–uses 93% less in-system space than
a 28-pin PLCC
- 24-pin SOIC
- 28-pin PLCC with standard JEDEC pinout
Available in commercial and industrial operating ranges
Supports mixed voltage systems—5V tolerant I/Os
Advanced 0.5
µ
E
2
CMOS process
1000 erase/program cycles guaranteed
20 years data retention guaranteed
Varied product term distribution with up to 16 product
terms per output for complex functions
Programmable output polarity
Synchronous preset/asynchronous reset capability
Security bit prevents unauthorized access
Electronic signature for identification
Design entry and verification using industry standard
CAE tools
Reprogrammable using industry standard device
programmers
Description
The XCR22LV10 is the first SPLD to combine high perfor-
mance with low power, without the need for "turbo bits" or
other power down schemes. To achieve this, Xilinx has
used their FZP design technique, which replaces conven-
tional sense amplifier methods for implementing product
terms (a technique that has been used in PLDs since the
bipolar era) with a cascaded chain of pure CMOS gates.
This results in the combination of low power and high
speed that has previously been unattainable in the PLD
arena. For 5V operation, Xilinx offers the XCR22V10 that
offers high speed and low power in a 5V implementation.
The XCR22LV10 uses the familiar AND/OR logic array
structure, which allows direct implementation of
sum-of-products equations. This device has a programma-
ble AND array which drives a fixed OR array. The OR sum
of products feeds an "Output Macro Cell" (OMC), which can
be individually configured as a dedicated input, a combina-
torial output, or a registered output with internal feedback.
Functional Description
The XCR22LV10 implements logic functions as
sum-of-products expressions in a programmable-
AND/fixed-OR logic array. User-defined functions are cre-
ated by programming the connections of input signals into
the array. User-configurable output structures in the form of
I/O macrocells further increase logic flexibility (Figure
1).
DS047 (v1.1) February 10, 2000
www.xilinx.com
1-800-255-7778
1

XCR22LV10-10VO24C Related Products

XCR22LV10-10VO24C XCR22LV10-10PC28I XCR22LV10-15PC28I XCR22LV10 XCR22LV10-15VO24C XCR22LV10-10PC28C XCR22LV10-15PC28C XCR22LV10-10VO24I XCR22LV10-15VO24I
Description totalcmos, universal pld device totalcmos, universal pld device totalcmos, universal pld device totalcmos, universal pld device totalcmos, universal pld device totalcmos, universal pld device totalcmos, universal pld device totalcmos, universal pld device totalcmos, universal pld device
Is it Rohs certified? incompatible - incompatible - incompatible incompatible incompatible - incompatible
Maker XILINX - XILINX - XILINX XILINX XILINX - XILINX
Parts packaging code SOIC - QLCC - SOIC QLCC QLCC - SOIC
package instruction TSSOP, TSSOP24,.25 - QCCJ, LDCC28,.5SQ - TSSOP, TSSOP24,.25 QCCJ, LDCC28,.5SQ QCCJ, LDCC28,.5SQ - THIN, PLASTIC, SOIC-24
Contacts 24 - 28 - 24 28 28 - 24
Reach Compliance Code unknown - unknown - unknown unknown unknown - unknown
Architecture PAL-TYPE - PAL-TYPE - PAL-TYPE PAL-TYPE PAL-TYPE - PAL-TYPE
maximum clock frequency 125 MHz - 65 MHz - 95 MHz 125 MHz 95 MHz - 65 MHz
JESD-30 code R-PDSO-G24 - S-PQCC-J28 - R-PDSO-G24 S-PQCC-J28 S-PQCC-J28 - R-PDSO-G24
length 7.8 mm - 11.5062 mm - 7.8 mm 11.5062 mm 11.5062 mm - 7.8 mm
Humidity sensitivity level 1 - 1 - 1 1 1 - 1
Dedicated input times 11 - 11 - 11 11 11 - 11
Number of I/O lines 10 - 10 - 10 10 10 - 10
Number of entries 22 - 22 - 22 22 22 - 22
Output times 10 - 10 - 10 10 10 - 10
Number of product terms 132 - 132 - 132 132 132 - 132
Number of terminals 24 - 28 - 24 28 28 - 24
Maximum operating temperature 70 °C - 85 °C - 70 °C 70 °C 70 °C - 85 °C
organize 11 DEDICATED INPUTS, 10 I/O - 11 DEDICATED INPUTS, 10 I/O - 11 DEDICATED INPUTS, 10 I/O 11 DEDICATED INPUTS, 10 I/O 11 DEDICATED INPUTS, 10 I/O - 11 DEDICATED INPUTS, 10 I/O
Output function MACROCELL - MACROCELL - MACROCELL MACROCELL MACROCELL - MACROCELL
Package body material PLASTIC/EPOXY - PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY
encapsulated code TSSOP - QCCJ - TSSOP QCCJ QCCJ - TSSOP
Encapsulate equivalent code TSSOP24,.25 - LDCC28,.5SQ - TSSOP24,.25 LDCC28,.5SQ LDCC28,.5SQ - TSSOP24,.25
Package shape RECTANGULAR - SQUARE - RECTANGULAR SQUARE SQUARE - RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH - CHIP CARRIER - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH CHIP CARRIER CHIP CARRIER - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 225 - 225 - 225 225 225 - 225
power supply 3.3 V - 3.3 V - 3.3 V 3.3 V 3.3 V - 3.3 V
Programmable logic type EE PLD - EE PLD - EE PLD EE PLD EE PLD - EE PLD
propagation delay 10 ns - 15 ns - 15 ns 10 ns 15 ns - 15 ns
Certification status Not Qualified - Not Qualified - Not Qualified Not Qualified Not Qualified - Not Qualified
Maximum seat height 1.2 mm - 4.572 mm - 1.2 mm 4.572 mm 4.572 mm - 1.2 mm
Maximum supply voltage 3.6 V - 3.6 V - 3.6 V 3.6 V 3.6 V - 3.6 V
Minimum supply voltage 3 V - 3 V - 3 V 3 V 3 V - 3 V
Nominal supply voltage 3.3 V - 3.3 V - 3.3 V 3.3 V 3.3 V - 3.3 V
surface mount YES - YES - YES YES YES - YES
technology CMOS - CMOS - CMOS CMOS CMOS - CMOS
Temperature level COMMERCIAL - INDUSTRIAL - COMMERCIAL COMMERCIAL COMMERCIAL - INDUSTRIAL
Terminal form GULL WING - J BEND - GULL WING J BEND J BEND - GULL WING
Terminal pitch 0.65 mm - 1.27 mm - 0.65 mm 1.27 mm 1.27 mm - 0.65 mm
Terminal location DUAL - QUAD - DUAL QUAD QUAD - DUAL
Maximum time at peak reflow temperature NOT SPECIFIED - NOT SPECIFIED - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED
width 4.4 mm - 11.5062 mm - 4.4 mm 11.5062 mm 11.5062 mm - 4.4 mm
Which of the two ways of making differential lines of equal length internally is better?
As shown in the two pictures below, the first method is to use a bend to make up for the equal length error of the differential lines. The second method is to slightly increase the spacing between the...
lingking PCB Design
Seniors
Is there any senior who knows about the stcstc89c52rc microcontroller? I am learning it myself. If you have any information on learning microcontroller programming, please share it with me. Thank you...
北夷蛮荒 Talking
Program for MSP430F5529 and MAX7456 character overlay module
[i=s]This post was last edited by fish001 on 2019-8-8 22:51[/i]I didn't use Keil, I used IAR. The MCU source code is as follows:#include msp430f5529.h#include "SPI.h"#include "MAX7456.h" #define uint ...
fish001 Microcontroller MCU
Qt Learning Road 16 Standard Dialog Box QMessageBox
In the previous chapters (Signals and Slots and Custom Signals and Slots), we introduced the new syntax of signals and slots in Qt 5 in detail. Since this change is large, many problems that did not s...
兰博 Embedded System
Looking for AT91SAM7S64 evaluation board routines
Dear experts, I am eager to find the AT91SAM7S64 evaluation board routine. I hope some friends can send it to me. Thank you very much:):), or send it to my email [url=mailto:whwshiyuan@126.com]whwshiy...
whwshiyuan1984 MCU
Arteli SC0034AT32F4xx_CAN filter usage
Example PurposeDemonstrates the use of AT32F4xx_CAN filter. The filter is mainly used to selectively receive messages. Supported models:AT32F403xxAT32F403AxxAT32F407xxAT32F413xxAT32F415xx Main periphe...
火辣西米秀 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2841  2540  580  152  272  58  52  12  4  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号