EEWORLDEEWORLDEEWORLD

Part Number

Search

BC10VC273MZT6AA2

Description
Ceramic Capacitor, Multilayer, Ceramic, 250V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.027uF, Surface Mount, 1210, CHIP
CategoryPassive components    capacitor   
File Size141KB,8 Pages
ManufacturerAVX
Download Datasheet Parametric View All

BC10VC273MZT6AA2 Overview

Ceramic Capacitor, Multilayer, Ceramic, 250V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.027uF, Surface Mount, 1210, CHIP

BC10VC273MZT6AA2 Parametric

Parameter NameAttribute value
Objectid145115974955
package instruction, 1210
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL0
capacitance0.027 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.02 mm
JESD-609 codee3
length3.2 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingWaffle Pack
positive tolerance20%
Rated (DC) voltage (URdc)250 V
size code1210
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin (Sn)
Terminal shapeWRAPAROUND
width2.5 mm
COTS Plus - BC Series
General Specifications
GENERAL DESCRIPTION
Extended range MLCCs for avionic, defense, and space applications have
been available from AVX for many years, typically to customer specification
control documents. The COTS PLUS - BC series now consolidates the main
test options into standard catalog offerings, eliminating the need to generate
custom specifications for each application. Key test options from MIL-PRF-
55681 are applied to BME and PME devices in NP0 and X7R temperature
characteristic dielectrics.
PRODUCT ADVANTAGES
• Higher CV capability than standard PME
• BME and PME technology
• Voltage Range up to 500V
APPLICATIONS
Defense/Aerospace
• Extended Range MLCC for all Applications
• Low weight/payload, small footprint
• Low Voltage Ratings to Maximize Capacitance for High Speed Decoupling
HOW TO ORDER
BC
Series
03
Size
02 = 0402
03 = 0603
05 = 0805
06 = 1206
10 = 1210
12 = 1812
13 = 1825
5
C
102
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
K*
Z
T
9
AA
1
Extened Test Level
0 = Not Applicable
1 = DPA IAW EIA-469
2 = 85/85 @ RV for 96 hours
3 = DPA and 85/85 @ RV
Dielectric
Voltage
Z = 10V A = C0G (NP0)
Y = 16V C = X7R
3 = 25V
5 = 50V
1 = 100V
2 = 200V
V = 250V
7 = 500V
Capacitance
Failure Rate
Termination
Tolerance
Z = COTS Plus T = 100% TN
B = ±.10 pF
B = Tin/Lead
C = ±.25 pF
(5% min Lead)
D = ±.50 pF
J = Tin/Lead (60/40)
F = ±1% (≥ 10 pF)
G = ±2% (≥ 10 pF)
J = ±5%
K = ±10%
M = ±20%
* B, C & D tolerance for ≤10 pF values.
Packaging
Base Group A Test Level
1 = 7" T&R
AA = Group A per MIL-PRF-55681
3 = 13" T&R
SA = Group A per MIL-PRF-55681
6 = Waffle Pack
with SLDC
(SLDC = Single Lot Date Code)
9 = Bulk
CONFORMANCE TEST LEVELS
Base Group A Test Options
Voltage Conditioning IAW MIL-PRF-55681
Elevated IR Sample
Visual and Mechanical Inspection
Solderability
Single Lot Date Code (SLDC)
Group A Data Summary
AA
SA
Extended Test Options
Not Applicable
DPA IAW EIA-469
85°C/85% RH @ Rated Voltage / 96 Hrs
DPA and 85/85 @ Rated Voltage
Code
0
1
2
3
081516
1
Help with 485 enable analysis
Please help, what is the function of adding this circuit to the 485 enable? ? ? If RXD plus a NOT gate is used to control the enable, what is the difference between the two? ? ? ?...
Simonbinbin Making friends through disassembly
Does anyone have the IO interface definition of the S3C6410 development board? The project requires LVCMOS 3.3V IO
Does anyone have the IO interface definition of the S3C6410 development board? The project requires LVCMOS 3.3V IO. I looked at the one from Feiling and it seems to be TTL level. Is there any LVCMOS? ...
yanbing_90 Embedded System
The component list of the 2017 National College Student Electronic Design Competition has been officially announced. Are you ready?
[align=left][size=4][color=#0000ff]Yesterday, the list of instruments and main components for the 2017 National Undergraduate Electronic Design Competition was officially announced in advance. How are...
eric_wang Electronics Design Contest
An engineer's experience in FPGA project development
1. Cooperate with others. Take our hardware engineers as an example. When testing, software cooperation is generally required. A task that is extremely complex for hardware may be just a few lines of ...
liumnqti FPGA/CPLD
ARM BIOS issues
I recently bought an ARM board. The accompanying documentation said that the BIOS was burned into the chip when the board was shipped from the factory. Oh my god! I just now know that ARM also has BIO...
liujihouren ARM Technology
About LED electronic clock production complete article
There are many posts about LED rotating electronic clocks on the Internet. I will take a look at them here for your viewing pleasure....
songbo DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1430  2890  2610  1329  216  29  59  53  27  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号