EEWORLDEEWORLDEEWORLD

Part Number

Search

CoreU1PHY-SR

Description
Microcontroller modules and accessories utopia level 1 phy interface
CategoryModule/solution   
File Size92KB,8 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet View All

CoreU1PHY-SR Overview

Microcontroller modules and accessories utopia level 1 phy interface

CoreU1PHY – UTOPIA Level 1 PHY Interface
Product Summary
Intended Use
Standard UTOPIA Level 1 PHY Interface to any
ATM Link-Layer Device
Libero IDE and Industry Standard Synthesis and
Simulation Tools
RTL Version
VHDL Source Code
Core Synthesis and Simulation Scripts
Actel-Developed
Testbench
(VHDL)
Fully
Supported by Industry-Standard Simulation Tools
Key Features
Standard 8-Bit, 25 MHz UTOPIA Level 1 PHY
Interface Complies with the ATM Forum UTOPIA
Specification, Level 1 Version 2.01 (af-phy-
0017.000)
Separate TX and RX Clocks and Interface Pins
Supports Cell-Level Handshake for 53- or 54-byte
ATM Cells with Automatic Add/Drop of UDF2 Field
in the ATM Header in 53-byte Mode
16-Bit (54-byte) User Interfaces Can be Used
Directly or Bolt-Up to One of Actel's ATM Cell
Buffer Blocks: ATMBUFx
Design Tools Support
Simulation: VITAL Compliant VHDL and OVI
Compliant Verilog Simulators
Synthesis: LeonardoSpectrum
®
, Synplify
®
, Design
Compiler
®
, FPGA Compiler
TM
, and FPGA Express
TM
Contents
General Description ...................................................
Device Requirements .................................................
UTOPIA Interface .......................................................
User Interface .............................................................
Ordering Information ................................................
List of Changes ...........................................................
Datasheet Categories .................................................
1
2
2
4
6
7
7
Supported Families
Fusion
ProASIC3/E
ProASIC
PLUS®
Axcelerator
®
Core Deliverables
Netlist Version
Compiled RTL Simulation Model Fully
Supported in Actel Libero
®
Integrated Design
Environment (IDE)
Structural VHDL and Verilog Netlists (with and
without I/O Pads) Compatible with Actel’s
General Description
CoreU1PHY is a UTOPIA Level 1 PHY interface core that
connects directly to any ATM link-layer (master) device
and user logic (or optional ATM cell buffer blocks) to
provide an interface between the link-layer device and a
non-standard physical layer device (Figure
1).
TX
Utopia
Level 1
Link-Layer
Device
CoreATMBUF3
RX
CoreU1PHY
CoreATMBUF3
User
Logic
Other
Device
Figure 1 •
Block Diagram
December 2005
© 2005 Actel Corporation
v 4 .0
1
A Brief Analysis of the Basic Principles of GSM Cellular Base Station Positioning - [Reprint]
[i=s]This post was last edited by lyzhangxiang on 2015-3-31 21:31[/i] [color=rgb(51, 51, 51)][font=Georgia,][align=left]Location services have become an increasingly popular technology and will become...
lyzhangxiang RF/Wirelessly
Basic knowledge of electronic theory 2
Basic knowledge of electronic theory...
awnuaw Embedded System
EEWORLD University - How ARM big.LITTLE processing technology works
How ARM big.LITTLE processing technology works : https://training.eeworld.com.cn/course/2198?big.LITTLE processing combines two different but compatible processors in the same system-on-chip and allow...
chenyy MCU
This transistor circuit question
[table=98%] [tr][td][align=center][color=rgb(153, 153, 153)][size=12px]This post was last edited by elec96325 on 2017-7-7 17:11[/size][/color][/align] As shown in the figure, let's first roughly descr...
elec32156 Power technology
DSP chip selection for basic image processing
Dear experts, I have to do image processing recently, that is, image processing collected by general CMOS cameras. I have just come into contact with DSP. I would like to ask which DSP chip has a high...
renliang25 DSP and ARM Processors
What needs to be tested in the air interface synchronization test?
What needs to be tested in the air interface synchronization test? I was assigned to write an air interface test report, but I don’t know how to start? Please give me some advice from my seniors! ! ! ...
gurou1 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2224  1912  418  1241  1773  45  39  9  25  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号