S-1701X3228-M5T1G datasheet, PDF

Datasheet> All Categories > semiconductor> Other integrated circuit (IC)> S-1701X3228-M5T1G

S-1701X3228-M5T1G: Descriptionldo voltage regulators combo volt detct/reg 85ua Iq 400ma iout; Categorysemiconductor Other integrated circuit (IC); File Size622KB，72 Pages; ManufacturerSeiko; Environmental Compliance

Download Datasheet View All

S-1701X3228-M5T1G Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	S-1701X3228-M5T1G	-	-	View	Buy Now

S-1701X3228-M5T1G Overview

ldo voltage regulators combo volt detct/reg 85ua Iq 400ma iout

Preview

Download Datasheet

View All

S-1701 Series

www.sii-ic.com

HIGH RIPPLE-REJECTION LOW DROPOUT

CMOS VOLTAGE REGULATOR WITH RESET FUNCTION

Rev.3.0

_00

The S-1701 Series, developed based on CMOS technology, is a voltage regulator with a reset function and integrates a

high-accuracy voltage detector with on-chip delay circuit and a positive voltage regulator with a low dropout voltage and high

output voltage on one chip.

The S-1701 Series is available in many types according to the selection of the voltage detector block of the voltage detector,

including a SENSE pin input product. A built-in low on-resistance transistor provides a low dropout voltage and large output

current.

Small ceramic capacitors are available and an external capacitor for delay is needless. Small SOT-23-5 and SOT-89-5

packages realize high-density mounting.

Features

Regulator block

•

Output voltage:

•

High-accuracy output voltage:

•

High peak current capability:

•

Built-in ON/OFF circuit:

•

Low ESR capacitor can be used:

•

High ripple rejection:

•

Built-in overcurrent protector:

•

Operating voltage range:

1.5 V to 5.0 V, selectable in 0.1 V steps.

±1.0%

400 mA output is possible (at V

≥

OUT(S)

2.0 V)

Ensures long battery life.

During power-off: 0.1

μA

typ., 1.0

μA

max.

A ceramic capacitor of 1.0

μF

or more can be used for the output

capacitor.

70 dB typ. (at 1.0 kHz)

Overcurrent of output transistor can be restricted.

2.0 V to 6.5 V

Detector block

•

Output voltage:

1.5 V to 5.5 V, selectable in 0.1 V steps.

•

High-accuracy output voltage:

±1.0%

•

Output mode:

Nch open-drain active low output

•

No need of an external capacitor for delay

•

Three delay time settings:

No delay (60

μs),

50 ms, 100 ms

•

Operating voltage range:

0.8 V to 6.5 V

Whole regulator

•

Low current consumption

•

Lead-free, Sn 100%, halogen-free

During operation: 85

μA

typ.

*1.

Attention should be paid to the power dissipation of the package when the output current is large.

*2.

Refer to “

Product Name Structure”

for details.

Applications

•

Power supply and reset circuit for battery-powered devices

•

Power supply for personal communication devices

•

Power supply for home appliances

Packages

•

SOT-23-5

•

SOT-89-5

Seiko Instruments Inc.

Recommended Resources

Audio PWM processing circuit

Single-phase full-wave resistance-capacitance phase-shift trigger circuit

CNC machine tool pre-setting and varsity circuit

phase indicator

DC isolation circuit to suppress harmonics

Computer motherboard circuit diagram 430TX_22

Development of Program-controlled AC Power Supply Based on DSP: A programmable AC power supply based on DSP is introduced. This AC power supply can not only output frequency amplitude, variable sinusoidal voltage, but also output periodic distorted voltage. The po...; frozenviolet DSP and ARM Processors

The LM3S9B92 board is missing a keyboard program and PC connection: After connecting, the PC does not respond. How can I install the driver? Please give me some advice! Thank you!...; karishima Microcontroller MCU

A beginner was trapped by the garbage code of the development board for a whole night: I am using the AX309 development board from Heijin and I am a beginner in FPGA. Today I simulated the serial port routine in their tutorial. First, I had a problem simulating a simple clock divider mo...; lingking FPGA/CPLD

How long does it take for CPLD to execute a statement?: In Verilog, for example, always @(posedge clk) //CLK frequency is 125MHZ. 8ns period begin ... end How long does it take to execute each statement in begin end?...; mahn168 FPGA/CPLD

Please advise how to develop Driver under Win CE [or looking for part-time staff in Beijing]: I would like to ask how to develop a Dirver under Win CE. What is the development process and the technology used? I hope you can help me find some examples and related documents. I have an embedded p...; jim200503 Embedded System

I want to use 2262 or 2272 to make a remote control car. How can I make the car move forward and turn at the same time?: I want to use 2262, 2272 to make a remote control car, but this chip can only have one port output at the same time, so it cannot turn when moving forward. I don't know how to solve this problem. Plea...; zhangli7322 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components