EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

DAC8162SDSCR

Description
14-Bit, Dual, Low Power, Ultra-low Glitch, Buffered Voltage Output DAC with 2.5V, 4ppm/°C Reference 10-WSON -40 to 125
CategoryAnalog mixed-signal IC    converter   
File Size2MB,61 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

DAC8162SDSCR Online Shopping

Suppliers Part Number Price MOQ In stock  
DAC8162SDSCR - - View Buy Now

DAC8162SDSCR Overview

14-Bit, Dual, Low Power, Ultra-low Glitch, Buffered Voltage Output DAC with 2.5V, 4ppm/°C Reference 10-WSON -40 to 125

DAC8162SDSCR Parametric

Parameter NameAttribute value
Brand NameTexas Instruments
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeSON
package instructionHVSON, SOLCC10,.12,20
Contacts10
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time6 weeks
Maximum analog output voltage5.5 V
Minimum analog output voltage
Converter typeD/A CONVERTER
Enter bit codeBINARY
Input formatSERIAL
JESD-30 codeS-PDSO-N10
JESD-609 codee4
length3 mm
Maximum linear error (EL)0.0183%
Humidity sensitivity level2
Number of digits14
Number of functions1
Number of terminals10
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeHVSON
Encapsulate equivalent codeSOLCC10,.12,20
Package shapeSQUARE
Package formSMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
power supply3/5 V
Certification statusNot Qualified
Sampling rate0.1 MHz
Maximum seat height0.8 mm
Maximum stabilization time10 µs
Nominal settling time (tstl)7 µs
Maximum slew rate1.3 mA
Nominal supply voltage3.6 V
surface mountYES
Temperature levelAUTOMOTIVE
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3 mm
Base Number Matches1

DAC8162SDSCR Related Products

DAC8162SDSCR DAC8162SDGSR DAC8562SDGSR
Description 14-Bit, Dual, Low Power, Ultra-low Glitch, Buffered Voltage Output DAC with 2.5V, 4ppm/°C Reference 10-WSON -40 to 125 14-Bit, Dual, Low Power, Ultra-low Glitch, Buffered Voltage Output DAC with 2.5V, 4ppm/°C Reference 10-VSSOP -40 to 125 Output type: Voltage-Buffered D/A Number of digits: 16 Read and write interface type: SPI, DSP Number of D/A channels: 2
Brand Name Texas Instruments Texas Instruments Texas Instruments
Is it lead-free? Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to
Maker Texas Instruments Texas Instruments Texas Instruments
Parts packaging code SON MSOP MSOP
package instruction HVSON, SOLCC10,.12,20 MSOP-10 MSOP-10
Contacts 10 10 10
Reach Compliance Code compliant compliant compliant
ECCN code EAR99 EAR99 EAR99
Factory Lead Time 6 weeks 8 weeks 6 weeks
Maximum analog output voltage 5.5 V 5.5 V 5.5 V
Converter type D/A CONVERTER D/A CONVERTER D/A CONVERTER
Enter bit code BINARY BINARY BINARY
Input format SERIAL SERIAL SERIAL
JESD-30 code S-PDSO-N10 S-PDSO-G10 S-PDSO-G10
JESD-609 code e4 e4 e4
length 3 mm 3 mm 3 mm
Maximum linear error (EL) 0.0183% 0.0183% 0.0183%
Humidity sensitivity level 2 2 2
Number of digits 14 14 16
Number of functions 1 1 1
Number of terminals 10 10 10
Maximum operating temperature 125 °C 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code HVSON TSSOP TSSOP
Encapsulate equivalent code SOLCC10,.12,20 TSSOP10,.19,20 TSSOP10,.19,20
Package shape SQUARE SQUARE SQUARE
Package form SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 260 260
power supply 3/5 V 3/5 V 3/5 V
Certification status Not Qualified Not Qualified Not Qualified
Sampling rate 0.1 MHz 0.1 MHz 0.1 MHz
Maximum seat height 0.8 mm 1.07 mm 1.07 mm
Maximum stabilization time 10 µs 10 µs 10 µs
Nominal settling time (tstl) 7 µs 7 µs 7 µs
Maximum slew rate 1.3 mA 1.3 mA 1.3 mA
Nominal supply voltage 3.6 V 3.6 V 3.6 V
surface mount YES YES YES
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form NO LEAD GULL WING GULL WING
Terminal pitch 0.5 mm 0.5 mm 0.5 mm
Terminal location DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 3 mm 3 mm 3 mm
Base Number Matches 1 1 1
Drive motor test method
[size=4] The drive motor refers to an electrical device that converts electrical energy into mechanical energy to provide driving force for the vehicle. At the same time, the drive motor can also have...
qwqwqw2088 Analogue and Mixed Signal
Recommend several embedded development boards
I want to learn this and buy a few development boards! I am a beginner and want to buy a development board that I can use now and in the next few years. The price is about 1000 to 2000. 1. Does the LC...
ruozhemuren Embedded System
When two coordinators are connected to a network at the same time, how do terminal nodes choose which local area network to connect to?
When two coordinators are connected to the network at the same time, how do terminal nodes choose which local area network to connect to? Can terminal nodes be connected to the network formed by a cer...
极乐苦竹 RF/Wirelessly
What software do you use to simulate PIC chips?
I am currently using PROTEUS but recently I want to use PIC16F1503, but there is no such component in PROTEUS. Does anyone have better simulation software or where to find the PROTEUS component librar...
hillhero789 Microchip MCU
Getting Started with ARM and Embedded Linux
Since many people always ask this question, here is a summary document for your reference. It must be explained here that the following steps are all for Linux systems, not WinCE. You may notice that ...
269152492 Embedded System
Discussion: Should I use rising edge or falling edge to trigger registers in FPGA design?
I often do FPGA design and I am used to using rising edge triggering. But I have never considered whether there is a difference between using rising edge triggering registers or falling edge triggerin...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 740  104  2580  599  1896  15  3  52  13  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号