EEWORLDEEWORLDEEWORLD

Part Number

Search

TMU1CCTTE106MR

Description
Tantalum Capacitor, Polarized, Tantalum (dry/solid), 16V, 20% +Tol, 20% -Tol, 10uF, Surface Mount, 2412, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size67KB,1 Pages
ManufacturerKOA Speer
Websitehttp://www.koaspeer.com/
Environmental Compliance
Download Datasheet Parametric View All

TMU1CCTTE106MR Overview

Tantalum Capacitor, Polarized, Tantalum (dry/solid), 16V, 20% +Tol, 20% -Tol, 10uF, Surface Mount, 2412, CHIP, ROHS COMPLIANT

TMU1CCTTE106MR Parametric

Parameter NameAttribute value
Is it Rohs certified?Yes
ECCN codeEAR99
Is SamacsysN
YTEOL0
Objectid2014992515
package instruction, 2412
Reach Compliance CodeCompliant
Capacitor typeTANTALUM CAPACITOR
Installation featuresSURFACE MOUNT
negative tolerance20%
positive tolerance20%
Rated (DC) voltage (URdc)16 V
capacitance10 µF
dielectric materialsTANTALUM (DRY/SOLID)
polarityPOLARIZED
size code2412
JESD-609 codee3
Terminal surfaceTin (Sn)
Terminal shapeJ BEND
Number of terminals2
Package shapeRECTANGULAR PACKAGE
method of packingTR, EMBOSSED PLASTIC, 7 INCH
surface mountYES
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
TMU
low profile tantalum chip capacitor
features
Low profile: UA - 1.2 max., UC - 1.5 max.
Epoxy molded body, UL94V0 flammability
EIA-US compatible sizes
100% burn-in and end-of-line testing
Extended range of values
Excellent humidity and solder resistance
Marking: Black body color with white marking
Products with lead-free terminations meet
RoHS requirements
dimensions and construction
Case Size
(Inch Size Code)
capacitance ranges
and case sizes
d
g
Rated Voltage (VDC)
4
85°C Surge Voltage (VDC)
5
Derated Voltage (VDC) 2.5
125°C
Surge Voltage (VDC)
3.2
Capacitance (µF)
Code
0G
0.1
104
0.15
154
0.22
224
0.33
334
0.47
474
0.68
684
1
105
1.5
155
2.2
225
3.3
335
4.7
475
6.8
685
10
106
15
156
22
226
33
336
A
47
476
68
686
100
107
C
220
227
C
7
8
4
5
0J
10
13
6.3
8
1A
16
20
10
13
1C
L
W
Dimensions
inches
(mm)
t
a
b
A
(3216)
C
(6032)
capacitors
.126±.008 .063±.008 .047 Max. .047±.008 .014±.008 .028±.012 .069±.008
(3.2±0.2) (1.6±0.2) (1.2 Max.) (1.2±0.2) (0.35±0.2) (0.7±0.3) (1.75±0.2)
.236±.008 .126±.008 .059 Max. .087±.008 .035±.008 .051±.012 .118±.008
(6.0±0.2) (3.2±0.2) (1.5 Max.) (1.2±0.2) (0.9±0.2) (1.3±0.3) (3.0±0.2)
L
t
+
d
g
d
b
a
b
a
W
t
-
.004
(0.1)
+
d
L
W
g
d
b
-
A
A
A
C
C
C
C
C
a
b
a
A Case
C Case
ordering information
New Part #
TMU
Type
1D
Voltage
Code
0G: 4V
0J: 7V
1A: 10V
1C: 16V
C
Case Size
A: 3216
C: 6032
T
Termination
Material
T: Sn
TE
Packaging
TE: 7" embossed
plastic
475
Nominal
Capacitance
Reference
capacitance
ranges and
case sizes
chart
M
Tolerance
K: ±10%
M:±20%
R
Polarity
Orientation
For further information on packaging,
please refer to Appendix A.
Specifications given herein may be changed at any time without prior notice. Please confirm technical specifications before you order and/or use.
9/19/06
248
KOA Speer Electronics, Inc.
• Bolivar Drive • P Box 547 • Bradford, PA 16701 • USA • 814-362-5536 • Fax: 814-362-8883 • www.koaspeer.com
.O.
Four winning entries for electric vehicle seesaws
[i=s]This post was last edited by paulhyde on 2014-9-15 03:13[/i] Four winning entries of electric car seesaws, shared with you here!!!...
czhuestc Electronics Design Contest
Fan-out of BGAF484?
Is there any expert who has made a PCB for EP3C40F484? Can you give me a reference to see how to arrange the power supply and fan-out? Thanks! guolh@163.com...
guolh FPGA/CPLD
Generation of 1HZ signal
As shown in the picture. . Can CD4060 generate 1HZ signal directly? If so, what should be the value of R1, R2, C1? How accurate can it be? Please give me some advice! :) I'd be grateful!...
harris DSP and ARM Processors
Walk-in constant temperature and humidity chamber
[align=center][url=http://www.giant-force.com.cn/chanpin/UploadFiles_6979/200811/2008111409311997.jpg][img=260,260]http://www.giant-force.com.cn/chanpin/UploadFiles_6979/200811/2008111409311997.jpg[/i...
bjjufu Industrial Control Electronics
CCD Project
There is a CCD driven project. If you are interested, please contact qq303109521...
pilgrimsoul FPGA/CPLD
New DDS+PLL Clock Generator Based on FPGA
Document description: Based on the characteristics of direct digital frequency synthesis (DDS) and integrated phase-locked loop (PLL) technology, a new DDS-excited PLL system frequency synthesis clock...
五月一 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2741  2017  1240  469  972  56  41  25  10  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号