EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050GBTHB35.328/12.500

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerPericom Technology Inc
Download Datasheet Parametric View All

PT7V4050GBTHB35.328/12.500 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050GBTHB35.328/12.500 Parametric

Parameter NameAttribute value
JESD-30 codeR-PDSO-N16
length20.32 mm
Maximum seat height4.15 mm
width10.16 mm
Number of functions1
Maximum supply current (Isup)60 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Number of terminals16
Package body materialPLASTIC/EPOXY
encapsulated codeSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Terminal locationDUAL
Encapsulate equivalent codeSLCC16,.4,100
Terminal formNO LEAD
Terminal pitch2.54 mm
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
package instructionSON, SLCC16,.4,100
Reach Compliance CodeUnknown
Is SamacsysN
Objectid106675318
Analog Integrated Circuits - Other TypesPHASE LOCKED LOOP
Nominal supply voltage (Vsup)5 V
surface mountYES
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
8962 Ethernet Study Notes
Because my company has banned blogs....so I can only record my daily work content on the forum...please forgive me for my beginner level...the main purpose is to supervise myselfUse the LM3S8962 devel...
bear2529 Microcontroller MCU
Make knowledge interesting! ! Read the FPGA in the FPGA Notes
[index] [#485194,1989753]Henghai Notes on FPGA (I): Me and my FPGA [#485352,1990532]Henghai Notes on FPGA (II): Let's talk about the internal structure of FPGA_Part 1 [#485437,1991236]Henghai Notes on...
okhxyyo FPGA/CPLD
Circuit Analysis
I am a novice, please help me analyze the following simple circuit... Please be as detailed as possible, thank you very much! !...
messiceding Power technology
Looking for pathway access for DOS from wollongong company
Please help me. Urgent...
0400240116 Embedded System
How can I modify the debug serial port?
The original development board uses physical serial port 0 as the debugging serial port. Now I want to change the debugging serial port to serial port 1 for debugging output. My physical serial port 1...
lh007 Embedded System
After the BOOST topology switch tube is turned on, the current flow problem
Today I saw an explanation of Boost topology on the Internet. As shown in the figure below, when K is turned on, why is the C terminal charged to form a stable voltage? Why isn't the turned-on K short...
我本将心向明月 Switching Power Supply Study Group

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1545  136  63  1237  1440  32  3  2  25  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号