EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050TACHB16.128/12.500

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerPericom Technology Inc
Download Datasheet Parametric View All

PT7V4050TACHB16.128/12.500 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050TACHB16.128/12.500 Parametric

Parameter NameAttribute value
length20.32 mm
width7.62 mm
Minimum supply voltage (Vsup)4.5 V
Number of functions1
Maximum supply current (Isup)60 mA
Maximum supply voltage (Vsup)5.5 V
Terminal pitch2.54 mm
Number of terminals16
Encapsulate equivalent codeDIP16,.3
Package formIN-LINE
Terminal formTHROUGH-HOLE
Terminal locationDUAL
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Maximum operating temperature70 °C
Minimum operating temperature
Objectid106664973
package instructionDIP, DIP16,.3
Reach Compliance CodeUnknown
Is SamacsysN
surface mountNO
Analog Integrated Circuits - Other TypesPHASE LOCKED LOOP
Nominal supply voltage (Vsup)5 V
JESD-30 codeR-PDIP-T16
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
Code Analysis of Event Kernel in RSL10 SDK (Part 1)
I started analyzing the official engineering examples more than a month ago, but I didn't understand the function callback method, so my project experiment was stuck and has been delayed until now. I ...
cruelfox onsemi and Avnet IoT Innovation Design Competition
Apply for LPC810 development board for free, only 15 are waiting for you~
[font=微软雅黑][size=4]In the forum warehouse, there are a group of boards, they have been sleeping for a long time, and may continue to sleep... [/size][/font][font=微软雅黑][size=4]One day, a person acciden...
nmg NXP MCU
Score points! Regarding several issues about embedded development, everyone is welcome to speak freely, and everyone will get points.
Here are some questions about embedded development projects. Welcome to speak freely and share your scores! About the project "Embedded Chip Application Operating System Software Solution" 1. Project ...
zhangxin881 Embedded System
7 key points for selecting DC/DC module power supply
[i=s] This post was last edited by qwqwqw2088 on 2014-8-14 08:46 [/i] [align=left][color=#000000] When choosing a DC-DC power module, we have many choices. In addition to the basic voltage conversion ...
qwqwqw2088 Analogue and Mixed Signal
Does Japan require any certification when using domestic Zigbee modules in products?
Our products use domestic Zigbee modules, and we are now exporting them to Japan. I would like to ask if we need to obtain any certification for the use of wireless modules in Japan?...
atmbliwei RF/Wirelessly
Disable the board from automatically starting up after powering on. wince6.0+PXA310+LP3972
I want to add code to the bootloader to detect the pin level. If the level is low, the CPU enters super sleep mode. This will achieve "disabling the board from automatically starting up when powered o...
chen611 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 59  928  2270  911  939  2  19  46  26  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号