DS3150Q datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> DS3150Q

DS3150Q: DescriptionPCM Transceiver, 1-Func, PQCC28, PLASTIC, LCC-28; CategoryWireless rf/communication Telecom circuit; File Size348KB，27 Pages; ManufacturerDALLAS; Websitehttp://www.dalsemi.com

Download Datasheet Parametric Compare View All

DS3150Q Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DS3150Q	-	-	View	Buy Now

DS3150Q Overview

PCM Transceiver, 1-Func, PQCC28, PLASTIC, LCC-28

DS3150Q Parametric

Parameter Name	Attribute value
Maker	DALLAS
package instruction	PLASTIC, LCC-28
Reach Compliance Code	unknown
JESD-30 code	S-PQCC-J28
length	11.5062 mm
Number of functions	1
Number of terminals	28
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Package shape	SQUARE
Package form	CHIP CARRIER
Certification status	Not Qualified
Maximum seat height	4.57 mm
Nominal supply voltage	3.3 V
surface mount	YES
Telecom integrated circuit types	PCM TRANSCEIVER
Temperature level	COMMERCIAL
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
width	11.5062 mm
Base Number Matches	1

Preview

Download Datasheet

View All

DEMO KIT AVAILABLE

DS3150

3.3V DS3/E3/STS-1

Line Interface Unit

www.maxim-ic.com

GENERAL DESCRIPTION

The DS3150 performs all the functions necessary for

interfacing at the physical layer to DS3, E3, and

STS-1 lines. The receiver performs clock and data

recovery, B3ZS/HDB3 decoding, and loss-of-signal

monitoring. The transmitter encodes outgoing data

and drives standards-compliant waveforms onto 75Ω

coaxial cable. The jitter attenuator can be mapped

into the receive path or the transmit path.

FEATURES

Integrated Transmitter, Receiver, and Jitter

Attenuator for DS3, E3, and STS-1

Performs Receive Clock/Data Recovery and

Transmit Waveshaping

Jitter Attenuator Can Be Placed in the Receive

Path or the Transmit Path

AGC/Equalizer Block Handles from 0dB to

15dB of Cable Loss

Interfaces to 75W Coaxial Cable at Lengths Up to

380m (DS3), 440m (E3), or 360m (STS-1)

Interfaces Directly to a DSX Monitor Signal

(20dB Flat Loss) Using Built-In Preamp

Built-In B3ZS and HDB3 Encoder/Decoder

Bipolar and NRZ Interfaces

Local and Remote Loopbacks

On-Board 2

- 1 and 2

- 1 Pseudorandom Bit

Sequence (PRBS) Generator and Detector

Line Build-Out (LBO) Control

Transmit Line-Driver Monitor Checks for a

Faulty Transmitter or a Shorted Output

Complete DS3 AIS Generator (ANSI T1.107)

Unframed All-Ones Generator (E3 AIS)

Clock Inversion for Glueless Interfacing

Tri-State Line Driver for Low-Power Mode and

Protection Switching Applications

Loss-of-Signal (LOS) Detector (ANSI T1.231

and ITU G.775)

Requires Minimal External Components

Drop-In Replacement for TDK 78P2241/B and

78P7200L (Refer to

Application Note 362)

Pin Compatible with TDK 78P7200

3.3V Operation (5V Tolerant I/O), 110mA (max)

Industrial Temperature Range: -40°C to +85°C

Small Packaging: 28-Pin PLCC and 48-Pin

TQFP

APPLICATIONS

SONET/SDH and PDH Multiplexers

Digital Cross-Connects

Access Concentrators

ATM and Frame Relay Equipment

Routers

PBXs

DSLAMs

CSUs/DSUs

ORDERING INFORMATION

PART

DS3150QN

DS3150Q

DS3150TN

DS3150T

TEMP RANGE

-40°C to +85°C

0°C to +70°C

-40°C to +85°C

0°C to +70°C

PIN-PACKAGE

28 PLCC

48 TQFP

FUNCTIONAL DIAGRAM

LINE IN

DS3, E3,

STS-1

RX+

RX-

RCLK

RPOS

RNEG

RECEIVE

CLOCK

AND DATA

DS3150

LIU

LINE OUT

DS3, E3,

STS-1

TX+

TX-

TCLK

TPOS

TNEG

TRANSMIT

CLOCK

AND DATA

Pin Configurations appear at end of data sheet.

Note:

Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device

may be simultaneously available through various sales channels. For information about device errata, click here:

www.maxim-ic.com/errata.

1 of 27

010703

DS3150

LIST OF FIGURES

Figure 1-1. Block Diagram ...........................................................................................................4

Figure 1-2. External Connections.................................................................................................6

Figure 1-3. Receiver Jitter Tolerance...........................................................................................9

Figure 1-4. E3 Waveform Template ...........................................................................................13

Figure 1-5. DS3 AIS Structure ...................................................................................................14

Figure 1-6. PRBS Output with Normal RCLK Operation ............................................................15

Figure 1-7. PRBS Output with Inverted RCLK Operation...........................................................15

Figure 1-8. Jitter Attenuation and Jitter Transfer........................................................................16

Figure 3-1. Framer Interface Timing Diagram ............................................................................22

LIST OF TABLES

Table 1-A. Applicable Telecommunications Standards................................................................5

Table 1-B. Transformer Recommendations .................................................................................6

Table 1-C. DS3 Waveform Template .........................................................................................11

Table 1-D. DS3 Waveform Test Parameters and Limits ............................................................11

Table 1-E. STS-1 Waveform Template ......................................................................................12

Table 1-F. STS-1 Waveform Test Parameters and Limits .........................................................12

Table 1-G. E3 Waveform Test Parameters and Limits...............................................................13

Table 2-A. Pin Descriptions........................................................................................................17

Table 2-B. Transmit Data Selection ...........................................................................................20

Table 2-C. RMON and

TTS

Signal Decode ................................................................................20

3 of 27

DS3150Q Related Products

	DS3150Q	DS3150TN	DS3150T	DS3150QN
Description	PCM Transceiver, 1-Func, PQCC28, PLASTIC, LCC-28	PCM Transceiver, 1-Func, PDIP48, TQFP-48	PCM Transceiver, 1-Func, PQFP48, TQFP-48	PCM Transceiver, 1-Func, PQCC28, PLASTIC, LCC-28
Maker	DALLAS	DALLAS	DALLAS	DALLAS
package instruction	PLASTIC, LCC-28	TQFP-48	TQFP-48	PLASTIC, LCC-28
Reach Compliance Code	unknown	unknown	unknown	unknown
JESD-30 code	S-PQCC-J28	S-PQFP-G48	S-PQFP-G48	S-PQCC-J28
length	11.5062 mm	7 mm	7 mm	11.5062 mm
Number of functions	1	1	1	1
Number of terminals	28	48	48	28
Maximum operating temperature	70 °C	85 °C	70 °C	85 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QCCJ	TFQFP	TFQFP	QCCJ
Package shape	SQUARE	SQUARE	SQUARE	SQUARE
Package form	CHIP CARRIER	IN-LINE	FLATPACK	CHIP CARRIER
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.57 mm	1.2 mm	1.2 mm	4.57 mm
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	NO	YES	YES
Telecom integrated circuit types	PCM TRANSCEIVER	PCM TRANSCEIVER	PCM TRANSCEIVER	PCM TRANSCEIVER
Temperature level	COMMERCIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL
Terminal form	J BEND	GULL WING	GULL WING	J BEND
Terminal pitch	1.27 mm	0.5 mm	0.5 mm	1.27 mm
Terminal location	QUAD	DUAL	QUAD	QUAD
width	11.5062 mm	7 mm	7 mm	11.5062 mm
Base Number Matches	1	1	1	1

Recommended Resources

Circuit and working status of CPU output channel a

Radio high frequency amplifier circuit

LA4480 audio IC amplifier circuit diagram

INA105 differential amplifier circuit with gain of 1

Electronic police dog circuit

Anti-parallel or bridge thyristor trigger circuit ()

TI's C2000 family has three series: [color=#333333][font=Verdana, Arial, Helvetica, sans-serif][size=14px]This is the C2000 family. Although it is used for industrial applications, TI has come up with a way to name the three series in a...; Jacktang Microcontroller MCU

Altera Coding Style Lecture Notes--Author: Junlong Xiaoma: ...; JFET FPGA/CPLD

A Japanese netizen found a 5.25-inch hard drive with a read speed of only 5.12MB/s and a write speed of only 4.95MB/s.: [align=left]It belongs to the Quantum Bigfoot CY series, [font=Microsoft YaHei, Arial Narrow][color=#333333]standard 5.25-inch design, 3600RPM rotation speed, ATA-2 interface, appeared on the market i...; eric_wang Talking

LED power supply output current control: Recently I was adjusting the output current of several power supplies. The output current of the power supply was 280ma at first, and I wanted to adjust it to 260ma. In these few times, the boss told ...; 649631964 LED Zone

Serial to Ethernet module solution: Serial to Ethernet module solution...; taburiss001 Microcontroller MCU

2021 ON Semiconductor Avnet RSL10 Bluetooth SoC Development and Design Competition Third Post (Revised Routine): Among the development boards provided by the organizer, the RSL10-SENSE-DB-GEVK board can also be used to download routines directly:The difference from another similar board is that it has a download...; 7905 onsemi and Avnet IoT Innovation Design Competition

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components