EEWORLDEEWORLDEEWORLD

Part Number

Search

DM74AS163M

Description
AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16
Categorylogic    logic   
File Size66KB,7 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

DM74AS163M Online Shopping

Suppliers Part Number Price MOQ In stock  
DM74AS163M - - View Buy Now

DM74AS163M Overview

AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16

DM74AS163M Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerFairchild
Parts packaging codeSOIC
package instruction0.150 INCH, MS-012, SOIC-16
Contacts16
Reach Compliance Codeunknow
Is SamacsysN
Counting directionUP
seriesAS
JESD-30 codeR-PDSO-G16
JESD-609 codee3
length9.9 mm
Load/preset inputYES
Logic integrated circuit typeBINARY COUNTER
Maximum Frequency@Nom-Su75000000 Hz
MaximumI(ol)0.02 A
Operating modeSYNCHRONOUS
Humidity sensitivity level1
Number of digits4
Number of functions1
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP16,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
power supply5 V
Maximum supply current (ICC)53 mA
propagation delay (tpd)13 ns
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typePOSITIVE EDGE
width3.9 mm
minfmax75 MHz
Base Number Matches1
DM74AS161 • DM74AS163 Synchronous 4-Bit Counter with Asynchronous Clear • Synchronous 4-Bit Counter
April 1984
Revised March 2000
DM74AS161 • DM74AS163
Synchronous 4-Bit Counter with Asynchronous Clear •
Synchronous 4-Bit Counter
General Description
These synchronous presettable counters feature an inter-
nal carry look ahead for application in high speed counting
designs. The DM74AS161 and DM74AS163 are 4-bit
binary counters. The DM74AS161 clear asynchronously,
while the DM74AS163 clear synchronously. The carry out-
put is decoded to prevent spikes during normal counting
mode of operation. Synchronous operation is provided by
having all flip-flops clocked simultaneously so that outputs
change coincident with each other when so instructed by
count enable inputs and internal gating. This mode of oper-
ation eliminates the output counting spikes which are nor-
mally associated with asynchronous (ripple clock)
counters. A buffered clock input triggers the four flip-flops
on the rising (positive-going) edge of the clock input wave-
form.
These counters are fully programmable, that is, the outputs
may each be preset to either level. As presetting is syn-
chronous, setting up a low level at the LOAD input disables
the counter and causes the outputs to agree with set up
data after the next clock pulse regardless of the levels of
enable input. LOW-to-HIGH transitions at the LOAD input
are perfectly acceptable regardless of the logic levels on
the clock or enable inputs.
The DM74AS161 clear function is asynchronous. A low
level at the clear input sets all four of the flip-flop outputs
LOW regardless of the levels of clock, load or enable
inputs. This counter is provided with a clear on power-up
feature. The DM74AS163 clear function is synchronous;
and a low level at the clear input sets all four of the flip-flop
outputs LOW after the next clock pulse, regardless of the
levels of enable inputs. This synchronous clear allows the
count length to be modified easily, as decoding the maxi-
mum count desired can be accomplished with one external
NAND gate. The gate output is connected to the clear input
to synchronously clear the counter to all LOW outputs.
LOW-to-HIGH transitions at the clear input of the
DM74AS163 is also permissible regardless of the levels of
logic on the clock, enable or load inputs.
The carry look ahead circuitry provides for cascading
counters for n bit synchronous application without addi-
tional gating. Instrumental in accomplishing this function
are two count-enable inputs (P and T) and a ripple carry
output. Both count-enable inputs must be HIGH to count.
The T input is fed forward to enable the ripple carry output.
The ripple carry output thus enabled will produce a high
level output pulse with a duration approximately equal to
the high level portion of QA output. This high level overflow
ripple carry pulse can be used to enable successive cas-
caded stages. HIGH-to-LOW level transitions at the enable
P or T inputs of the DM74AS161 and DM74AS163, may
occur regardless of the logic level on the clock.
The DM74AS161 and DM74AS163 feature a fully indepen-
dent clock circuit. Changes made to control inputs (enable
P or T, or load) that will modify the operating mode will
have no effect until clocking occurs. The function of the
counter (whether enabled, disabled, loading or counting)
will be dictated solely by the conditions meeting the stable
set-up and hold times.
Features
s
Switching specifications at 50 pF
s
Switching specifications guaranteed over full tempera-
ture and V
CC
range
s
Advanced oxide-isolated, ion-implanted Schottky TTL
process
s
Functionally and pin-for-pin compatible with Schottky
and low power Schottky TTL counterpart
s
Improved AC performance over Schottky and low power
Schottky counterparts
s
Synchronously programmable
s
Internal look ahead for fast counting
s
Carry output for n-bit cascading
s
Synchronous counting
s
Load control line
s
ESD inputs
Ordering Code:
Order Number
DM74AS161M
DM74AS161N
DM74AS163M
DM74AS163N
Package Number
M16A
N16E
M16A
N16E
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
© 2000 Fairchild Semiconductor Corporation
DS006291
www.fairchildsemi.com

DM74AS163M Related Products

DM74AS163M DM74AS161 DM74AS161M DM74AS161N DM74AS163N
Description AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDIP16 AS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16
Counting direction UP UP UP UP UP
series AS AS AS AS AS
Operating mode SYNCHRONOUS SYN SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Number of digits 4 4 4 4 4
Number of functions 1 1 1 1 1
Number of terminals 16 16 16 16 16
Maximum operating temperature 70 °C 70 Cel 70 °C 70 °C 70 °C
surface mount YES Yes YES NO NO
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form GULL WING GULL WING GULL WING THROUGH-HOLE THROUGH-HOLE
Terminal location DUAL pair DUAL DUAL DUAL
Trigger type POSITIVE EDGE POSITIVE edge POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
Is it Rohs certified? conform to - conform to conform to conform to
Maker Fairchild - Fairchild Fairchild Fairchild
Parts packaging code SOIC - SOIC DIP DIP
package instruction 0.150 INCH, MS-012, SOIC-16 - 0.150 INCH, MS-012, SOIC-16 0.300 INCH, MS-001, PLASTIC, DIP-16 0.300 INCH, MS-001, PLASTIC, DIP-16
Contacts 16 - 16 16 16
Reach Compliance Code unknow - unknow unknow unknow
Is Samacsys N - N N N
JESD-30 code R-PDSO-G16 - R-PDSO-G16 R-PDIP-T16 R-PDIP-T16
length 9.9 mm - 9.9 mm 19.304 mm 19.304 mm
Load/preset input YES - YES YES YES
Logic integrated circuit type BINARY COUNTER - BINARY COUNTER BINARY COUNTER BINARY COUNTER
Maximum Frequency@Nom-Su 75000000 Hz - 75000000 Hz 75000000 Hz 75000000 Hz
MaximumI(ol) 0.02 A - 0.02 A 0.02 A 0.02 A
Package body material PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP - SOP DIP DIP
Encapsulate equivalent code SOP16,.25 - SOP16,.25 DIP16,.3 DIP16,.3
Package shape RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE - SMALL OUTLINE IN-LINE IN-LINE
Peak Reflow Temperature (Celsius) 260 - 260 NOT SPECIFIED NOT SPECIFIED
power supply 5 V - 5 V 5 V 5 V
Maximum supply current (ICC) 53 mA - 53 mA 53 mA 53 mA
propagation delay (tpd) 13 ns - 13 ns 13 ns 13 ns
Certification status Not Qualified - Not Qualified Not Qualified Not Qualified
Maximum seat height 1.75 mm - 1.75 mm 5.08 mm 5.08 mm
Maximum supply voltage (Vsup) 5.5 V - 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V - 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V - 5 V 5 V 5 V
technology TTL - TTL TTL TTL
Terminal pitch 1.27 mm - 1.27 mm 2.54 mm 2.54 mm
Maximum time at peak reflow temperature NOT SPECIFIED - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 3.9 mm - 3.9 mm 7.62 mm 7.62 mm
minfmax 75 MHz - 75 MHz 75 MHz 75 MHz
Base Number Matches 1 - 1 1 1
How to use three MOS to realize the switching of small signal to control large voltage
I would like to ask you, as shown in the figure, the SRC and DRN interfaces have two voltages of different potentials, which will control the output of COM to be the SRC potential or the DRN potential...
hjyouth Analog electronics
Gates' advice to young people is very touching
1Society is full of unfairness. Don’t try to change it. You can only adapt to it first. 2. The world doesn't care about your self-esteem. People only see your achievements. Don't overemphasize self-es...
向农 Talking about work
Can WinCE5.0 use the CImage class? Does it support GDI+?
Does WinCE5.0 support GDI+? I got this error when developing: error C2039: 'Load' : is not a member of 'ATL::CImage'. The tool I used is: VS2005. MFC single document based on Smart device. When develo...
panshiowen Embedded System
How to use Fujitsu FRAM? How do people use it?
[i=s] This post was last edited by Sur on 2013-12-23 16:50 [/i] Fujitsu FRAM, no board, how did everyone do it, did they make their own board, or what, please explain...
Sur Integrated technical exchanges
The STM32F205 chip is currently not stable -- it seems to be still in the engineering sample stage
I made a 205 board and ran a small test program of the RTX operating system. I found that the MUTEX operation would cause the S machine. (The same test program ran on 105 and was very stable).Are ther...
luckyboy stm32/stm8
You have entered the QQ game blacklist
When I was playing chess, I suddenly saw the message "You have entered the QQ game blacklist. The blacklist will be unblocked on 2014-10-01 00:54:21. Thank you!". Damn, what's going on? I didn't do an...
ienglgge Talking

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1356  1693  2756  1150  1664  28  35  56  24  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号