DM74LS33M datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> DM74LS33M

DM74LS33M: DescriptionQuad 2-Input NOR Buffer with Open-Collector Outputs; Categorylogic logic; File Size42KB，4 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

DM74LS33M Overview

Quad 2-Input NOR Buffer with Open-Collector Outputs

DM74LS33M Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Fairchild
Parts packaging code	SOIC
package instruction	SOP, SOP14,.25
Contacts	14
Reach Compliance Code	unknow
series	LS
JESD-30 code	R-PDSO-G14
JESD-609 code	e0
length	8.65 mm
Logic integrated circuit type	NOR GATE
MaximumI(ol)	0.024 A
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	OPEN-COLLECTOR
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP14,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	13.8 mA
Prop。Delay @ Nom-Su	22 ns
propagation delay (tpd)	22 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3.9 mm

Preview

Download Datasheet

View All

DM74LS33 Quad 2-Input NOR Buffer with Open-Collector Outputs

March 1989

Revised March 2000

DM74LS33

Quad 2-Input NOR Buffer with Open-Collector Outputs

General Description

This device contains four independent gates each of which

perform the logic NOR function. Outputs are open-collec-

tor.

Ordering Code:

Order Number

DM74LS33M

DM74LS33N

Package Number

M14A

N14A

Package Description

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Connection Diagram

Function Table

Inputs

HIGH Logic Level

LOW Logic Level

Output

DS010170

www.fairchildsemi.com

DM74LS33M Related Products

	DM74LS33M	74LS33	DM74LS33N	DM74LS33
Description	Quad 2-Input NOR Buffer with Open-Collector Outputs	Quad 2-Input NOR Buffer with Open-Collector Outputs	Quad 2-Input NOR Buffer with Open-Collector Outputs	Quad 2-Input NOR Buffer with Open-Collector Outputs

Recommended Resources

Current source type three-phase PWM rectifier circuit

Photoelectric coupling data transmission circuitb

Humidity control circuit using transistors

Inverter circuit part 5a

Loud musical doorbell circuit

Zero type rectifier and voltage stabilizing circuit

EEWORLD University - Object Detection and Recognition Using Neural Networks: Object Detection and Recognition Using Neural Networks : https://training.eeworld.com.cn/course/2044Object Detection and Recognition Using Neural Networks...; chenyy FPGA/CPLD

ARM7 dynamic memory allocation problem: I use the LPC2138 chip and the development software is ADS. The program is as follows: int main(void) { uint8 flag = 0; sys = (SYS_TYPE *) malloc(sizeof(SYS_TYPE)); //Allocate dynamic memory space if(...; tyutlx ARM Technology

Cadence about flash pads: I am learning Cadence software recently. When I was learning to draw DIP package, I saw that I needed to draw the flash pad. I don’t quite understand it. I would like to ask a few naive questions and ...; feng134335 PCB Design

Why does the length of the waveform displayed by the logic analyzer become longer?: [color=#000][font=微软雅黑,]How can the length of the waveform displayed by the logic analyzer become longer? Is this related to the sampling depth? It cannot be greater than the sampling depth? [/font][/...; 通通 FPGA/CPLD

Makefile sister term verilog: When using systermverilog for simulation, how to write vcs instructions in Makefile?...; xianw FPGA/CPLD

ADC0809 A/D converter basic application technology: [b]Basic knowledge[/b] ADC0809 is a CMOS component with an 8-bit A/D converter, an 8-way multiplexer, and microprocessor-compatible control logic. It is a successive approximation A/D converter that c...; 呱呱 DIY/Open Source Hardware

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components