DM74S374WM datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> DM74S374WM

DM74S374WM: Description3-STATE Octal D-Type Transparent Latches; Categorylogic logic; File Size71KB，7 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

DM74S374WM Overview

3-STATE Octal D-Type Transparent Latches

DM74S374WM Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Fairchild
Parts packaging code	SOIC
package instruction	0.300 INCH, MS-013, SOIC-20
Contacts	20
Reach Compliance Code	unknow
series	S
JESD-30 code	R-PDSO-G20
JESD-609 code	e0
length	12.8 mm
Logic integrated circuit type	BUS DRIVER
Maximum Frequency@Nom-Su	75000000 Hz
MaximumI(ol)	0.02 A
Number of digits	8
Number of functions	1
Number of ports	2
Number of terminals	20
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP20,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	160 mA
propagation delay (tpd)	20 ns
Certification status	Not Qualified
Maximum seat height	2.65 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	7.5 mm

Preview

Download Datasheet

View All

DM74S373 • DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

August 1986

Revised May 2000

DM74S373 • DM74S374

3-STATE Octal D-Type Transparent Latches

and Edge-Triggered Flip-Flops

General Description

These 8-bit registers feature totem-pole 3-STATE outputs

designed specifically for driving highly-capacitive or rela-

tively low-impedance loads. The high-impedance state and

increased high-logic-level drive provide these registers with

the capability of being connected directly to and driving the

bus lines in a bus-organized system without need for inter-

face or pull-up components. They are particularly attractive

for implementing buffer registers, I/O ports, bidirectional

bus drivers, and working registers.

The eight latches of the DM74S373 are transparent D-type

latches meaning that while the enable (G) is HIGH the Q

outputs will follow the data (D) inputs. When the enable is

taken LOW the output will be latched at the level of the

data that was set up.

The eight flip-flops of the DM74S374 are edge-triggered D-

type flip-flops. On the positive transition of the clock, the Q

outputs will be set to the logic states that were set up at the

D inputs.

Schmitt-trigger buffered inputs at the enable/clock lines

simplify system design as ac and dc noise rejection is

improved by typically 400 mV due to the input hysteresis. A

buffered output control input can be used to place the eight

outputs in either a normal logic state (HIGH or LOW logic

levels) or a high-impedance state. In the high-impedance

state the outputs neither load nor drive the bus lines signifi-

cantly.

The output control does not affect the internal operation of

the latches or flip-flops. That is, the old data can be

retained or new data can be entered even while the outputs

are OFF.

Features

Choice of 8 latches or 8 D-type flip-flops in a single

package

3-STATE bus-driving outputs

Full parallel-access for loading

Buffered control inputs

P-N-P input reduce D-C loading on data lines

Ordering Code:

Order Number

DM74S373WM

DM74S373N

DM74S374WM

DM74S374N

Package Number

M20B

N20A

M20B

N20A

Package Description

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Connection Diagrams

DM74S373N

DM74S374N

DS006486

www.fairchildsemi.com

DM74S374WM Related Products

	DM74S374WM	DM74S373N	DM74S374N	DM74S373	DM74S373WM
Description	3-STATE Octal D-Type Transparent Latches	3-STATE Octal D-Type Transparent Latches	3-STATE Octal D-Type Transparent Latches	3-STATE Octal D-Type Transparent Latches	3-STATE Octal D-Type Transparent Latches
Is it Rohs certified?	incompatible	incompatible	incompatible	-	incompatible
Maker	Fairchild	Fairchild	Fairchild	-	Fairchild
Parts packaging code	SOIC	DIP	DIP	-	SOIC
package instruction	0.300 INCH, MS-013, SOIC-20	DIP, DIP20,.3	DIP, DIP20,.3	-	SOP, SOP20,.4
Contacts	20	20	20	-	20
Reach Compliance Code	unknow	unknow	unknow	-	unknow
series	S	S	S	-	S
JESD-30 code	R-PDSO-G20	R-PDIP-T20	R-PDIP-T20	-	R-PDSO-G20
JESD-609 code	e0	e0	e0	-	e0
length	12.8 mm	26.075 mm	26.075 mm	-	12.8 mm
Logic integrated circuit type	BUS DRIVER	BUS DRIVER	BUS DRIVER	-	BUS DRIVER
MaximumI(ol)	0.02 A	0.02 A	0.02 A	-	0.02 A
Number of digits	8	8	8	-	8
Number of functions	1	1	1	-	1
Number of ports	2	2	2	-	2
Number of terminals	20	20	20	-	20
Maximum operating temperature	70 °C	70 °C	70 °C	-	70 °C
Output characteristics	3-STATE	3-STATE	3-STATE	-	3-STATE
Output polarity	TRUE	TRUE	TRUE	-	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY
encapsulated code	SOP	DIP	DIP	-	SOP
Encapsulate equivalent code	SOP20,.4	DIP20,.3	DIP20,.3	-	SOP20,.4
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	RECTANGULAR
Package form	SMALL OUTLINE	IN-LINE	IN-LINE	-	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED
power supply	5 V	5 V	5 V	-	5 V
Maximum supply current (ICC)	160 mA	190 mA	160 mA	-	190 mA
propagation delay (tpd)	20 ns	16 ns	20 ns	-	16 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	-	Not Qualified
Maximum seat height	2.65 mm	5.08 mm	5.08 mm	-	2.65 mm
Maximum supply voltage (Vsup)	5.25 V	5.25 V	5.25 V	-	5.25 V
Minimum supply voltage (Vsup)	4.75 V	4.75 V	4.75 V	-	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	-	5 V
surface mount	YES	NO	NO	-	YES
technology	TTL	TTL	TTL	-	TTL
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	-	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	THROUGH-HOLE	THROUGH-HOLE	-	GULL WING
Terminal pitch	1.27 mm	2.54 mm	2.54 mm	-	1.27 mm
Terminal location	DUAL	DUAL	DUAL	-	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED
width	7.5 mm	7.62 mm	7.62 mm	-	7.5 mm

Recommended Resources

HT-81501 circuit

Jinshuang brand KYT-25 turning fan circuit diagram

Kangwei KW-368 dual-function electronic disinfection cabinet circuit diagram

Multifunctional frequency counting circuit

TA8211AH power amplifier circuit

875p computer motherboard circuit diagram_081

The microcontroller sends a string to the host: /* Name: MCU sends a string to the hostDescription: The MCU sends a string to the host at a certain time interval, and the sent contentis displayed on the virtual terminal.*/#includereg51.h#define uch...; QWE4562009 MCU

[Shanghai Headhunter] US chip company (Senior) Firmware Engineer_Printer: Position: （Senior）Firmware Engineer_PrinterOpening: ShanghaiJob Description: The Printer Business Unit is seeking experienced firmware engineers who will thrive in an exciting, fast-paced, deadline dr...; ciciqqq Recruitment

Is there anyone who has implemented flaapy bird with msp430? Can you give me the code?: Is there anyone who has implemented flaapy bird with msp430? Can you give me the code?...; 郑福康 TI Technology Forum

About MSP430 Timer A: [size=4]The main functional modules of 16-bit TIMER_A include: . A counter that can continuously count up to a predetermined value and return to 0, or it can stop. . Software selectable clock source. ...; Aguilera Microcontroller MCU

Help (urgent) Switching Power Supply (2007 Electronic Design Contest Question E): [i=s]This post was last edited by paulhyde on 2014-9-15 09:20[/i] I hope someone can help me. Has anyone done the topic of my graduation project? Please send the information to me. My email address is...; tongwxy Electronics Design Contest

MSP430G2553 temperature acquisition cannot be achieved: This is my code. I have been working on it for a long time but I still don't know where the error is. I just can't collect the data, that is, I can't see it on the simulator. #include #define uchar un...; 风动随心 TI Technology Forum

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components