PCS2P5T907AG-48TT datasheet, PDF

Datasheet> All Categories > logic> logic> PCS2P5T907AG-48TT

PCS2P5T907AG-48TT: Description2.5V single data rate 1:10 clock buffer Terabuffer; Categorylogic logic; File Size742KB，21 Pages; ManufacturerPulseCore Semiconductor Corporation

Download Datasheet Parametric Compare View All

PCS2P5T907AG-48TT Overview

2.5V single data rate 1:10 clock buffer Terabuffer

PCS2P5T907AG-48TT Parametric

Parameter Name	Attribute value
Maker	PulseCore Semiconductor Corporation
package instruction	6.10 MM, GREEN, MO-153ED, TSSOP-48
Reach Compliance Code	unknown
series	907
Input adjustment	DIFFERENTIAL
JESD-30 code	R-PDSO-G48
length	12.5 mm
Logic integrated circuit type	LOW SKEW CLOCK DRIVER
Number of functions	1
Number of inverted outputs
Number of terminals	48
Actual output times	10
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd)	2.5 ns
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.025 ns
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	2.6 V
Minimum supply voltage (Vsup)	2.4 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
width	6.1 mm
minfmax	250 MHz

Preview

Download Datasheet

View All

September 2006

rev 0.2

2.5V Single Data Rate 1:10 Clock Buffer Terabuffer

PCS2P5T907A

Features

•

Guaranteed Low Skew < 25pS (max)

Very low duty cycle distortion

High speed propagation delay < 2.5nS. (max)

Up to 250MHz operation

Very low CMOS power levels

1.5V V

DDQ

for HSTL interface

Hot Insertable and over-voltage tolerant inputs

3-level inputs for selectable interface

Selectable HSTL, eHSTL, 1.8V / 2.5V LVTTL, or

LVEPECL input interface

Selectable differential or single-ended inputs and

ten single ended outputs

2.5V Supply Voltage

Available in TSSOP Package

Functional Description

The PCS2P5T907A 2.5V single data rate (SDR) clock

buffer is a user-selectable single-ended or differential input

to ten single-ended outputs buffer built on advanced metal

CMOS technology. The SDR clock buffer fanout from a

single or differential input to ten single-ended outputs

reduces the loading on the preceding driver and provides

an efficient clock distribution network. The PCS2P5T907A

can act as a translator from a differential HSTL, eHSTL,

1.8V/2.5V LVTTL, LVEPECL, or single-ended 1.8V/2.5V

LVTTL input to HSTL, eHSTL, 1.8V/2.5V LVTTL outputs.

Selectable interface is controlled by 3-level input signals

that may be hard-wired to appropriate high-mid-low levels.

The PCS2P5T907A has two output banks that can be

asynchronously enabled/ disabled. Multiple power and

grounds reduce noise.

Applications:

PCS2P5T907A is targeted towards Clock and signal

distribution applications.

PulseCore Semiconductor Corporation

1715 S. Bascom Ave Suite 200, Campbell, CA 95008

•

Tel: 408-879-9077

•

Fax: 408-879-9018

www.pulsecoresemi.com

Notice: The information in this document is subject to change without notice.

PCS2P5T907AG-48TT Related Products

	PCS2P5T907AG-48TT	PCS2P5T907AG-48TR	PCS2I5T907AG-48TT	PCS2P5T907A
Description	2.5V single data rate 1:10 clock buffer Terabuffer	2.5V single data rate 1:10 clock buffer Terabuffer	2.5V single data rate 1:10 clock buffer Terabuffer	2.5V single data rate 1:10 clock buffer Terabuffer
Maker	PulseCore Semiconductor Corporation	PulseCore Semiconductor Corporation	PulseCore Semiconductor Corporation	-
package instruction	6.10 MM, GREEN, MO-153ED, TSSOP-48	6.10 MM, GREEN, MO-153ED, TSSOP-48	6.10 MM, GREEN, MO-153ED, TSSOP-48	-
Reach Compliance Code	unknown	unknown	unknown	-
series	907	907	907	-
Input adjustment	DIFFERENTIAL	DIFFERENTIAL	DIFFERENTIAL	-
JESD-30 code	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	-
length	12.5 mm	12.5 mm	12.5 mm	-
Logic integrated circuit type	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER	-
Number of functions	1	1	1	-
Number of terminals	48	48	48	-
Actual output times	10	10	10	-
Maximum operating temperature	70 °C	70 °C	85 °C	-
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-
encapsulated code	TSSOP	TSSOP	TSSOP	-
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	-
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	-
propagation delay (tpd)	2.5 ns	2.5 ns	2.5 ns	-
Certification status	Not Qualified	Not Qualified	Not Qualified	-
Same Edge Skew-Max（tskwd）	0.025 ns	0.025 ns	0.025 ns	-
Maximum seat height	1.2 mm	1.2 mm	1.2 mm	-
Maximum supply voltage (Vsup)	2.6 V	2.6 V	2.6 V	-
Minimum supply voltage (Vsup)	2.4 V	2.4 V	2.4 V	-
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V	-
surface mount	YES	YES	YES	-
technology	CMOS	CMOS	CMOS	-
Temperature level	COMMERCIAL	COMMERCIAL	INDUSTRIAL	-
Terminal form	GULL WING	GULL WING	GULL WING	-
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	-
Terminal location	DUAL	DUAL	DUAL	-
width	6.1 mm	6.1 mm	6.1 mm	-
minfmax	250 MHz	250 MHz	250 MHz	-

Recommended Resources

It is a 20 to 200ns analog delay circuit divided into 10 steps.

TDA1510 power amplifier application 02

PHGS-4 computer multi-channel industrial acidity meter circuit 05

Conversion circuit of precession vortex flowmeter

Universal active filter integrated circuit diagram

555 power supply voltage high and low limit alarm circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components