EEWORLDEEWORLDEEWORLD

Part Number

Search

PCS2P5T907A

Description
2.5V single data rate 1:10 clock buffer Terabuffer
File Size742KB,21 Pages
ManufacturerPulseCore Semiconductor Corporation
Download Datasheet Compare View All

PCS2P5T907A Overview

2.5V single data rate 1:10 clock buffer Terabuffer

September 2006
rev 0.2
2.5V Single Data Rate 1:10 Clock Buffer Terabuffer
PCS2P5T907A
Features
Guaranteed Low Skew < 25pS (max)
Very low duty cycle distortion
High speed propagation delay < 2.5nS. (max)
Up to 250MHz operation
Very low CMOS power levels
1.5V V
DDQ
for HSTL interface
Hot Insertable and over-voltage tolerant inputs
3-level inputs for selectable interface
Selectable HSTL, eHSTL, 1.8V / 2.5V LVTTL, or
LVEPECL input interface
Selectable differential or single-ended inputs and
ten single ended outputs
2.5V Supply Voltage
Available in TSSOP Package
Functional Description
The PCS2P5T907A 2.5V single data rate (SDR) clock
buffer is a user-selectable single-ended or differential input
to ten single-ended outputs buffer built on advanced metal
CMOS technology. The SDR clock buffer fanout from a
single or differential input to ten single-ended outputs
reduces the loading on the preceding driver and provides
an efficient clock distribution network. The PCS2P5T907A
can act as a translator from a differential HSTL, eHSTL,
1.8V/2.5V LVTTL, LVEPECL, or single-ended 1.8V/2.5V
LVTTL input to HSTL, eHSTL, 1.8V/2.5V LVTTL outputs.
Selectable interface is controlled by 3-level input signals
that may be hard-wired to appropriate high-mid-low levels.
The PCS2P5T907A has two output banks that can be
asynchronously enabled/ disabled. Multiple power and
grounds reduce noise.
Applications:
PCS2P5T907A is targeted towards Clock and signal
distribution applications.
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200, Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice.

PCS2P5T907A Related Products

PCS2P5T907A PCS2P5T907AG-48TR PCS2I5T907AG-48TT PCS2P5T907AG-48TT
Description 2.5V single data rate 1:10 clock buffer Terabuffer 2.5V single data rate 1:10 clock buffer Terabuffer 2.5V single data rate 1:10 clock buffer Terabuffer 2.5V single data rate 1:10 clock buffer Terabuffer
Maker - PulseCore Semiconductor Corporation PulseCore Semiconductor Corporation PulseCore Semiconductor Corporation
package instruction - 6.10 MM, GREEN, MO-153ED, TSSOP-48 6.10 MM, GREEN, MO-153ED, TSSOP-48 6.10 MM, GREEN, MO-153ED, TSSOP-48
Reach Compliance Code - unknown unknown unknown
series - 907 907 907
Input adjustment - DIFFERENTIAL DIFFERENTIAL DIFFERENTIAL
JESD-30 code - R-PDSO-G48 R-PDSO-G48 R-PDSO-G48
length - 12.5 mm 12.5 mm 12.5 mm
Logic integrated circuit type - LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER
Number of functions - 1 1 1
Number of terminals - 48 48 48
Actual output times - 10 10 10
Maximum operating temperature - 70 °C 85 °C 70 °C
Package body material - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code - TSSOP TSSOP TSSOP
Package shape - RECTANGULAR RECTANGULAR RECTANGULAR
Package form - SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd) - 2.5 ns 2.5 ns 2.5 ns
Certification status - Not Qualified Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) - 0.025 ns 0.025 ns 0.025 ns
Maximum seat height - 1.2 mm 1.2 mm 1.2 mm
Maximum supply voltage (Vsup) - 2.6 V 2.6 V 2.6 V
Minimum supply voltage (Vsup) - 2.4 V 2.4 V 2.4 V
Nominal supply voltage (Vsup) - 2.5 V 2.5 V 2.5 V
surface mount - YES YES YES
technology - CMOS CMOS CMOS
Temperature level - COMMERCIAL INDUSTRIAL COMMERCIAL
Terminal form - GULL WING GULL WING GULL WING
Terminal pitch - 0.5 mm 0.5 mm 0.5 mm
Terminal location - DUAL DUAL DUAL
width - 6.1 mm 6.1 mm 6.1 mm
minfmax - 250 MHz 250 MHz 250 MHz
Getting Started with C++
An entry-level tutorial, well written, not afraid of you being a beginner...
linjingui Embedded System
ASP.NET Master Pages Overview
ASP.NET Master Pages Overview You can use ASP.NET master pages to create a consistent layout for the pages in your application. A single master page can define the desired look and feel and standard b...
wo2000ailuo FPGA/CPLD
Introduction to solid-state capacitors, the difference between Japanese and Taiwanese capacitors
[color=#494949]现在板卡上都是固态电容,会分牌子就行了,一般来说日系好于台系[/color][color=#494949]。[/color][align=left][color=rgb(73, 73, 73)]尼吉康株式会社于2009年收购了富士通多媒体部品(苏州)有限公司(就是富士通生产电容的子公司),公司更名为日科能高电子(苏州)有限公司,公司LOGO换成了FPCAP,电容上也改...
qwqwqw2088 Analogue and Mixed Signal
Integrate ultrasonic ranging module and OV7670 module
I have completed the O7670 module, and now have the code for the ultrasonic ranging module. I need help integrating it so that it can be compiled. module wireless(iclk,trig,echo,data6,data7,hummer); i...
maxamour FPGA/CPLD
EEWORLD University ---- VL6180X development board learning
VL6180X development board learning : https://training.eeworld.com.cn/course/2246VL6180X development board learning...
chenyy Analog electronics
When tiny6410 is powered normally, the ground potential is 75V relative to the human body!
I am learning Tiny6410 recently. Today, I accidentally touched the ground pin after powering on the development board. I was shocked, but it was just a little numb. So I used a multimeter to measure. ...
yangking91 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 894  811  1266  1754  1258  18  17  26  36  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号