The PLL502-51 is a monolithic low jitter, high per-
formance CMOS VCXO IC. It allows control of the
output frequency with an input voltage (VCON), us-
ing a low cost crystal.
This makes the PLL502-51 ideal for a wide range of
applications from 20MHz to 52MHz (including
27MHz, 35.328MHz, etc.).
OUTPUT RANGE
MULTIPLIER
No PLL
FREQUENCY
RANGE
20 - 52MHz
OUTPUT
BUFFER
CMOS
BLOCK DIAGRAM
XIN
XOUT
XTAL
OSC
VARICAP
CLK
OE
VCON
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 12/14/05 Page 1
PLL502-51
Low Phase Noise VCXO (20MHz to 52MHz)
PIN DESCRIPTIONS
Name
XOUT
N/C
VCON
GND
CLK
VDD
OE
XIN
Number
1
2
3
4
5
6
7
8
Type
I
-
I
P
O
P
I
I
Description
Crystal output. See Crystal Specification on page 4.
Not connected.
Voltage Control input.
Ground.
Output clock.
Power supply.
Output enable input. Disables (tri-state) output when low. Internal pull-up
enables output by default if pin is not connected to low.
Crystal input. See Crystal Specification on page 4.
ELECTRICAL SPECIFICATIONS
1. Absolute Maximum Ratings
PARAMETERS
Supply Voltage
Input Voltage, dc
Output Voltage, dc
Storage Temperature
Ambient Operating Temperature*
Junction Temperature
Lead Temperature (soldering, 10s)
ESD Protection, Human Body Model
SYMBOL
V
DD
V
I
V
O
T
S
T
A
T
J
MIN.
-0.5
-0.5
-65
-40
MAX.
4.6
V
DD
+0.5
V
DD
+0.5
150
85
125
260
2
UNITS
V
V
V
°C
°C
°C
°C
kV
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the
device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other con-
ditions above the operational limits noted in this specification is not implied.
*
Note:
Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only.
2. DC Electrical Specifications
PARAMETERS
Supply Current, Dynamic, with
Loaded Outputs
Operating Voltage
Output drive current
(High Drive)
Output drive current
(Standard Drive)
Short Circuit Current
VCXO Control Voltage
SYMBOL
I
DD
V
DD
I
OH
I
OL
I
OH
I
OL
VCON
CONDITIONS
F
XIN
= 20 - 52MHz
Output load of 10pF
V
OH
= V
DD
-0.4V, V
DD
=3.3V
V
OL
= 0.4V, V
DD
= 3.3V
V
OH
= V
DD
-0.4V, V
DD
=3.3V
V
OL
= 0.4V, V
DD
= 3.3V
MIN.
TYP.
10
MAX.
UNITS
mA
2.25
30
30
10
10
±50
0
3.63
V
DD
V
mA
mA
mA
mA
mA
V
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 12/14/05 Page 2
PLL502-51
Low Phase Noise VCXO (20MHz to 52MHz)
3. AC Electrical Specifications
PARAMETERS
Input Crystal Frequency
Output Clock Rise/Fall Time
(Standard Drive)
Output Clock Rise/Fall Time
(High Drive)
Output Clock Duty Cycle
SYMBOL
CONDITIONS
0.3V ~ 3.0V with 15 pF load
0.3V ~ 3.0V with 15 pF load
Measured @ 50% V
DD
MIN.
20
TYP.
2.4
1.2
MAX.
52
UNITS
MHz
ns
45
50
55
%
4. Voltage Control Crystal Oscillator (3.3V)
PARAMETERS
VCXO Stabilization Time *
VCXO Tuning Range
CLK output pullability
VCXO Tuning Characteristic
Pull range linearity
VCON input impedance
VCON modulation BW
SYMBOL
T
VCXOSTB
CONDITIONS
From power valid
F
XIN
= 20 - 52MHz;
XTAL C
0
/C
1
< 250
0V
≤
VCON
≤
3.3V
VCON=1.65V
±1.65V
MIN.
TYP.
MAX.
10
UNITS
ms
ppm
ppm
ppm/V
%
kΩ
kHz
500
±200
150
10
80
0V
≤
VCON
≤
3.3V, -3dB
25
Note:
Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits.
5. Jitter Specifications
PARAMETERS
Period jitter RMS
Period jitter peak-to-peak
Integrated jitter RMS
CONDITIONS
35.328 MHz
35.328MHz
Integrated 12 kHz to 20 MHz at
35.328MHz
MIN.
TYP.
2.3
18
1
MAX.
UNITS
ps
ps
ps
6. Phase Noise Specifications
PARAMETERS
Phase Noise relative
to carrier
Note: Phase Noise at VCON = 0V
FREQUENCY
51.85MHz
@10Hz
-65
@100Hz
-90
@1kHz
-120
@10kHz
-140
@100kHz
-147
UNITS
dBc/Hz
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 12/14/05 Page 3
PLL502-51
Low Phase Noise VCXO (20MHz to 52MHz)
7. Crystal Specifications
PARAMETERS
Crystal Resonator Frequency
Crystal Loading Rating
Crystal Pullability
Recommended ESR
SYMBOL
F
XIN
C
L
(xtal)
C
0
/C
1 (xtal)
R
E
CONDITIONS
Parallel Fundamental Mode
At Vcon = 1.65V
AT cut
AT cut
MIN.
20
TYP.
9.5
MAX.
52
250
30
UNITS
MHz
pF
-
Ω
Note:
Crystal Loading rating: 9.5pF is the loading the crystal sees from the VCXO chip at VCON = 1.65V. It is assumed that the crystal will be at nomi-
nal frequency at this load. If the crystal requires more load to be at nominal frequency, the additional load must be added externally.
This however may reduce the pull range
PACKAGE INFORMATION
8 PIN ( dimensions in mm )
Narrow SOIC
Symbol
A
A1
B
C
D
E
H
L
e
Min.
1.47
0.10
0.33
0.19
4.80
3.80
5.80
0.38
Max.
1.73
0.25
0.51
0.25
4.95
4.00
6.20
1.27
1.27 BSC
Min.
-
0.05
0.19
0.09
2.90
4.30
6.20
0.45
TSSOP
Max.
1.20
0.15
0.30
0.20
3.10
4.50
6.60
0.75
0.65 BSC
A1
B
C
L
e
A
D
E
H
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 12/14/05 Page 4
PLL502-51
Low Phase Noise VCXO (20MHz to 52MHz)
ORDERING INFORMATION
For part ordering, please contact our Sales Department:
47745 Fremont Blvd., Fremont, CA 94538, USA
Tel: (510) 492-0990 Fax: (510) 492-0991
PART NUMBER
The order number for this device is a combination of the following:
Device number, Package type and Operating temperature range
PLL502-51 H X C X R
PART NUMBER
Optional High Drive
PACKAGE TYPE
S=SOIC
O=TSSOP
NONE= TUBE
R=TAPE AND REEL
NONE=NORMAL PACKAGE
L=GREEN PACKAGE
TEMPERATURE
C=COMMERCIAL,
I=INDUSTRIAL
Order Number
PLL502-51OC
PLL502-51OC-R
PLL502-51OCL
PLL502-51OCL-R
PLL502-51HOC
PLL502-51HOC-R
PLL502-51HOCL
PLL502-51HOCL-R
PLL502-51SC
PLL502-51SC-R
PLL502-51SCL
PLL502-51SCL-R
PLL502-51HSC
PLL502-51HSC-R
PLL502-51HSCL
PLL502-51HSCL-R
Marking
P502-51OC
P502-51OC
P502-51OCL
P502-51OCL
P502-51HOC
P502-51HOC
P502-51HOCL
P502-51HOCL
P502-51SC
P502-51SC
P502-51SCL
P502-51SCL
P502-51HSC
P502-51HSC
P502-51HSCL
P502-51HSCL
Package Option
TSSOP – Tube
TSSOP - Tape and Reel
TSSOP – Tube, GREEN
TSSOP - Tape and Reel, GREEN
TSSOP – Tube
TSSOP - Tape and Reel
TSSOP – Tube, GREEN
TSSOP - Tape and Reel, GREEN
SOIC - Tube
SOIC - Tape and Reel
SOIC – Tube, GREEN
SOIC - Tape and Reel, GREEN
SOIC - Tube
SOIC - Tape and Reel
SOIC – Tube, GREEN
SOIC - Tape and Reel, GREEN
PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information fur-
nished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said
information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.
LIFE SUPPORT POLICY:
PhaseLink’s products are not authorized for use as critical components in life support devices or systems without the ex-
press written approval of the President of PhaseLink Corporation.
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
It is not right to not learn HDL language after getting an FPGA board. I looked at the Verilog tutorial and felt that it was too empty to just read it. I might as well do something. So I decided to ma...
The IO ports of STM32 can be configured into 8 modes by software: 1. Input floating 2. Input pull-up 3. Input pull-down 4. Analog input 5. Open-drain output 6. Push-pull output 7. Push-pull multiplexi...
I want to know how to implement the arbitration code in the command of the sdram controller code segment? The code segment is as follows:
// set command_delay shift register and command_done flag // T...
As the title says! If you have done this, please give me some advice. When I was working on AM335X, I found that the GPMC_CLK pin of its GPMC bus interface only outputs a clock when the interface is o...
I have been working as a C++ engineer for several years and have always been interested in low-level development and hardware. I would like to develop in the direction of architecture and plan to do m...
This is my first time to do an ARM experiment. My ARM development board is LPC2103. I connected it with JTAG, and the lights on the JTAG are all on. Why can't the hardware be discovered? Is it a probl...
1. Introduction
RFID (radio frequency identification) is a non-contact automatic identification technology that emerged in the 1990s. It uses the characteristics of radio frequency signal prop...[Details]
introduction
my country has a vast territory and a large population. The scale of housing construction is huge, and the amount of residential construction is large and wide. It is still on t...[Details]
When the WDP500-2A plane grating monochromator is used to test the emission wavelength of a high-power laser diode at different currents, the matching of the laser diode has the disadvantages of lo...[Details]
The Portable Digital Data Acquisition System (PDDAS) uses LabVIEW Real-Time and PXI to control the wind tunnel test and record air pressure data from 128 different channels.
"The LabVIEW Real-...[Details]
When choosing a laptop battery, you should consider several factors, such as power, appearance, and quality.
Regarding power, we often see that a manufacturer uses values such as the number ...[Details]
Electronic systems are located at different points on the automotive power bus and therefore often need to operate under very stringent power requirements. These include load dump, cold crank, very lo...[Details]
My colleague and I spent the day chatting in the hotel bar. We had met with several customers. We were both wondering how come these engineers we were meeting knew almost nothing about analog techn...[Details]
introduction
The emergence of high-performance, low-power embedded CPUs and high-reliability network operating systems has made it possible to implement applications with large amounts of comp...[Details]
Product series: PB-B-RS232/485 interface (hereinafter sometimes referred to as "interface") is a product in the PROFIBUS bus bridge series.
The main purpose of the bridge series ...[Details]
1 Introduction
Water resources are the basic conditions for human survival and the lifeline of economic development. The reality shows that due to the global shortage of water resources and th...[Details]
1. Introduction
Testing the temperature of steel billets before rolling is an important measure to ensure the quality of steel. Traditional manual testing is difficult to ensure product qu...[Details]
0 Introduction
With the rise and continuous improvement of the solid-state lighting industry, light-emitting diodes (LEDs) have become an alternative lighting technology and are gr...[Details]
In the analysis of electronic circuits, static analysis (also known as DC analysis) is the basis of circuit analysis. However, it is well known that electronic components are nonlinear, so the anal...[Details]
RS-422 and RS-485 are both serial data interface standards, which were developed and published by the Electronic Industries Association (EIA). RS-422 defines a balanced communication interface with a ...[Details]
In recent years, with the rapid development of the information industry, dot matrix LED display screens have been widely used in various advertising and information display systems such as the fina...[Details]
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
