EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT72V225L10TFI

Description
3.3 volt cmos syncfifo 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
File Size215KB,25 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Compare View All

IDT72V225L10TFI Overview

3.3 volt cmos syncfifo 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18

3.3 VOLT CMOS SyncFIFO
TM
256 x 18, 512 x 18, 1,024 x 18,
2,048 x 18, and 4,096 x 18
IDT72V205, IDT72V215,
IDT72V225, IDT72V235,
IDT72V245
FEATURES:
DESCRIPTION:
The IDT72V205/72V215/72V225/72V235/72V245 are functionally com-
patible versions of the IDT72205LB/72215LB/72225LB/72235LB/72245LB,
designed to run off a 3.3V supply for exceptionally low power consumption.
These devices are very high-speed, low-power First-In, First-Out (FIFO)
memories with clocked read and write controls. These FIFOs are applicable
for a wide variety of data buffering needs, such as optical disk controllers, Local
Area Networks (LANs), and interprocessor communication.
These FIFOs have 18-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and an input enable pin (WEN). Data is read
into the synchronous FIFO on every clock when
WEN
is asserted. The output
port is controlled by another clock pin (RCLK) and another enable pin (REN).
The Read Clock(RCLK) can be tied to the Write Clock for single clock operation
or the two clocks can run asynchronous of one another for dual-clock operation.
An Output Enable pin (OE) is provided on the read port for three-state control
of the output.
The synchronous FIFOs have two fixed flags, Empty Flag/Output Ready
(EF/OR) and Full Flag/Input Ready (FF/IR), and two programmable flags,
Almost-Empty (PAE) and Almost-Full (PAF). The offset loading of the program-
256 x 18-bit organization array (IDT72V205)
512 x 18-bit organization array (IDT72V215)
1,024 x 18-bit organization array (IDT72V225)
2,048 x 18-bit organization array (IDT72V235)
4,096 x 18-bit organization array (IDT72V245)
10 ns read/write cycle time
5V input tolerant
IDT Standard or First Word Fall Through timing
Single or double register-buffered Empty and Full flags
Easily expandable in depth and width
Asynchronous or coincident Read and Write Clocks
Asynchronous or synchronous programmable Almost-Empty
and Almost-Full flags with default settings
Half-Full flag capability
Output enable puts output data bus in high-impedanc state
High-performance submicron CMOS technology
Available in a 64-lead thin quad flatpack (TQFP/STQFP)
Industrial temperature range (–40°C to +85°C) is available
°
°
FUNCTIONAL BLOCK DIAGRAM
WEN
WCLK
D0-D17
LD
INPUT REGISTER
OFFSET REGISTER
FF/IR
PAF
EF/OR
PAE
HF/(WXO)
WRITE CONTROL
LOGIC
FLAG
LOGIC
RAM ARRAY
256 x 18, 512 x 18
1,024 x 18, 2,048 x 18
4,096 x 18
WRITE POINTER
FL
WXI
(HF)/WXO
RXI
RXO
RS
READ POINTER
READ CONTROL
LOGIC
EXPANSION LOGIC
OUTPUT REGISTER
RESET LOGIC
OE
Q0-Q17
RCLK
REN
4294 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
©2002
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
FEBRUARY 2002
DSC-4294/3

IDT72V225L10TFI Related Products

IDT72V225L10TFI IDT72V225L15TFI IDT72V225L20TFI IDT72V225L15PF IDT72V225L20PFI IDT72V225L15PFI
Description 3.3 volt cmos syncfifo 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18 3.3 volt cmos syncfifo 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18 3.3 volt cmos syncfifo 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18 3.3 volt cmos syncfifo 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18 3.3 volt cmos syncfifo 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18 3.3 volt cmos syncfifo 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
sensortile
I read a lot of evaluation content and tutorials, and then tried to use the powerful MATLAB for data analysis. I used MATLAB to make a GUI interface. Now the data can be received in MATLAB. I will sha...
木木铁 ST Sensors & Low Power Wireless Technology Forum
Summary of Common Encryption in MSP430 MCU
1. Why do we need encryption and how do we encrypt? [/b] [/font][/backcolor][/color][/p][p=28, null, left][color=rgb(51, 51, 51)][backcolor=rgb(255, 255, 255)][font=微软雅黑]When your product is launched ...
木犯001号 Microcontroller MCU
Selling some professional second-hand books on middle school workers' science, 10 yuan each (postage included)
I am not a book buyer. Nowadays, students in vocational schools don't like to read. It's a pity to throw away new books. It's better to give them to book lovers. If you need them, you can contact me t...
xunke Buy&Sell
LPC1500 flash algorithm problem when downloading
A few days ago, when I downloaded it, it always said that the algorithm was wrong and it could not be downloaded. Now I found the problem, but I don’t know what the reason is. As shown in capture 1, i...
feiante NXP MCU
EEWORLD University ---- Shunt Reference Considerations for Flyback Converters with Optocoupler Feedback
Shunt Reference Notes for Flyback Converter with Optocoupler Feedback : https://training.eeworld.com.cn/course/4696...
hi5 Power technology
When does ndis need protocolReceivePacket?
After I register this function, it is not called on XP SP2, but it is called on SP3. What is going on?...
dlw123 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 75  1933  726  2807  2721  2  39  15  57  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号