EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3QV01FG-0007CDI

CategoryPassive components   
File Size200KB,23 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N3QV01FG-0007CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3QV01FG-0007CDI - - View Buy Now

8N3QV01FG-0007CDI Parametric

Parameter NameAttribute value
Product CategoryProgrammable Oscillators
ManufacturerIDT (Integrated Device Technology, Inc.)
ProductVCXO
Package / Case7 mm x 5 mm x 1.55 mm
Length7 mm
Width5 mm
PackagingTube
Factory Pack Quantity364
Unit Weight0.006562 oz
Quad-Frequency Programmable
VCXO
IDT8N3QV01 Rev G
DATA SHEET
General Description
The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements. The
device is a member of the high-performance clock family from IDT.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), reprogrammable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5 to
±754.5ppm
One 2.5V or 3.3V LVPECL differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz):
0.487ps (typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz):
0.614ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
SDATA
SCLK
10
VC 1
OE 2
V
EE
3
4
FSEL0
9
8
7
V
CC
nQ
Q
5
6
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N3QV01 Rev G
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3QV01GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
FSEL1
[LPC54102] Details on FFT and using the DSP FFT library on M4
[i=s]This post was last edited by weizhongc on 2015-4-28 01:28[/i] I made a spectrum display a few days ago. I really wanted to give it to my girlfriend. I spent several nights making it, but I decide...
weizhongc NXP MCU
17 "Ten Thousand Miles" Raspberry Pi Car——VSCode Learning (Compiling and Debugging)
I've been programming in C++ recently, and I'm increasingly aware of the importance of having an IDE. Fortunately, I can use VSCode on the Raspberry Pi system. This software is much more complicated t...
lb8820265 Creative Market
Analysis and solution of common problems in L6562 single-stage PFC design
[size=3]L6562 single-stage PFC design common problems analysis and solutions[/size][p=null, 2, left][color=rgb(62, 62, 62)]I believe that most friends who are engaged in power supply design have come ...
木犯001号 Power technology
[Help] How to convert a 56MHZ sinusoidal signal (center point 0 level) into TTL or CMOS level?
Ask an expert: [Help] How to convert a 56MHZ sinusoidal signal (center point 0 level) into TTL or CMOS level? I want to use FPGA to count a 56MHZ sinusoidal signal (center point 0 level). The center p...
nios2xzb Analog electronics
CRC check problem
I experimented with the CRC16 routine of NXP810 and found that LPC_CRC->WR_DATA_WORD = 0x3534; if (LPC_CRC->SUM != 0xD7D6) { /* §°LED */ while (1) { LPC_GPIO_PORT->PIN0 &= ~LED; /* LED */ myDelay(100)...
chenbingjy NXP MCU
【Recruitment】Senior Product Marketing Engineer__Shanghai__2014/06/10
Hello, thank you for reading this post. This position is located in Shanghai, in a company with a very promising future in the field of LED drivers. The company is now developing rapidly and has a lar...
fullbridge Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 134  1822  1596  521  2334  3  37  33  11  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号