270PGLF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 270PGLF

270PGLF: Categorysemiconductor Analog mixed-signal IC; File Size161KB，11 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric Compare View All

270PGLF Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	270PGLF	-	-	View	Buy Now

270PGLF Parametric

Parameter Name	Attribute value
Product Category	Clock Synthesizer / Jitter Cleaner
Manufacturer	IDT (Integrated Device Technology, Inc.)
RoHS	Details
Mounting Style	SMD/SMT
Package / Case	TSSOP-20
Packaging	Tube
Height	1 mm
Length	6.5 mm
Factory Pack Quantity	74
Width	4.4 mm
Unit Weight	0.006737 oz

Preview

Download Datasheet

View All

DATASHEET

TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK

Description

The ICS270 field programmable VCXO clock synthesizer

generates up to eight high-quality, high-frequency clock

outputs including multiple reference clocks from a

low-frequency crystal input. It is designed to replace

crystals and crystal oscillators in most electronic systems.

Using IDT’s VersaClock

software to configure PLLs and

outputs, the ICS270 contains a One-Time Programmable

(OTP) ROM for field programmability. Programming

features include VCXO, eight selectable configuration

registers and up to two sets of four low-skew outputs.

Using Phase-Locked Loop (PLL) techniques, the device

runs from a standard fundamental mode, inexpensive

crystal, or clock. It can replace VCXOs, multiple crystals

and oscillators, saving board space and cost.

The ICS270 is also available in factory programmed custom

versions for high-volume applications.

ICS270

Features

•

Packaged as 20-pin TSSOP – Pb-free, RoHS compliant

Eight addressable registers

Replaces multiple crystals and oscillators

Output frequencies up to 200 MHz at 3.3 V

Input crystal frequency of 5 to 27 MHz

Up to eight reference outputs

Up to two sets of four low-skew outputs

Operating voltages of 3.3 V

Controllable output drive levels

Advanced, low-power CMOS process

Block Diagram

VDD

S2:S0

OTP

ROM

with

PLL

Values

CLK1

PLL1

CLK2

Divide

Logic

and

Output

Enable

Control

CLK3

CLK4

CLK5

CLK6

CLK7

CLK8

PLL2

VIN

PLL3

Crystal

External capacitors

are required.

Voltage

Controlled

Crystal

Oscillator

GND

PDTS

IDT™ / ICS™

TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK

ICS270

REV F 051310

270PGLF Related Products

	270PGLF	270PGILFT	270PGILF	270PGLFT
Description		Clock Synthesizer / Jitter Cleaner TRIPLE PLL VCXO CLOCK		Clock Synthesizer / Jitter Cleaner TRIPLE PLL VCXO CLOCK
Product Category	Clock Synthesizer / Jitter Cleaner	Clock Synthesizer / Jitter Cleaner	Clock Synthesizer / Jitter Cleaner	Clock Synthesizer / Jitter Cleaner
Manufacturer	IDT (Integrated Device Technology, Inc.)	IDT (Integrated Device Technology, Inc.)	IDT (Integrated Device Technology, Inc.)	IDT (Integrated Device Technology, Inc.)
RoHS	Details	Details	Details	Details
Package / Case	TSSOP-20	TSSOP-20	TSSOP-20	TSSOP-20
Height	1 mm	1 mm	1 mm	1 mm
Length	6.5 mm	6.5 mm	6.5 mm	6.5 mm
Factory Pack Quantity	74	2500	74	2500
Width	4.4 mm	4.4 mm	4.4 mm	4.4 mm
Packaging	Tube	Reel	Tube	Reel
Unit Weight	0.006737 oz	-	0.006737 oz	0.006737 oz

Recommended Resources

Temp-Flex TwinMax high temperature resistant, low loss twinaxial cable, did you know?

Ward call device circuit diagram

Gas flue water heater circuit

Audio vibration thawing circuit diagram

Photoresistor light-on switch

LHz car flasher

Is the installation method of the same filter driver in winxp the same as that in win2000?: Now I am developing a USB filter driver. The general process is as follows: set the access password for USB and put it in Shoushan District, and encrypt Shoushan District. When the USB disk is inserte...; cnnbxc Embedded System

Startup launches 1.5GHz FPGA, targeting $1 billion market: Achronix Semiconductor has begun sampling its 1.5GHz FPGA using asynchronous circuits, which the company hopes will replace ASIC products in high-end communications, testing and other high-end markets...; eeleader FPGA/CPLD

Ofo smart lock password problem: As for the first generation ofo's mechanical lock, we all know that it has a fixed password. The password is fixed for the same bike, so it is possible that a child can know the password through the i...; wateras1 DIY/Open Source Hardware

A novice asked a question about the if statement in C language: I am a novice who has just started to use microcontrollers. I bought an OLED and found this paragraph when I was reading the document. Why can I write it like this if (IIC_Byte&0x80)? I can understand...; grove_armweak MCU

About ISE calling IP core: I have just started learning FPGA and I am using ISE9.1. I want to use DDS to generate SIN or COS signals. The calling program is as follows. The behavioral simulation has no results and no errors. Th...; 309075576 FPGA/CPLD

Where to see MACH_TYPE: Could you tell me which files the kernel's MACH_TYPE and vivi's MACH_TYPE are in respectively?...; wonderglass Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components