INTEGRATED CIRCUITS
74F756
Octal inverter buffer (open-collector)
74F757
Octal buffer (open-collector)
74F760
Octal buffer (open-collector)
Product specification
IC15 Data Handbook
1989 Nov 27
Philips
Semiconductors
Philips Semiconductors
Product specification
Buffers
74F756 Octal Inverter Buffer (Open Collector)
74F757 Octal Buffer (Open Collector)
74F760 Octal Buffer (Open Collector)
FEATURES
74F756/74F757/74F760
•
Octal bus interface
•
Open collector versions of 74F240, 74F241 and 74F244
DESCRIPTION
The 74F756, 74F757 and 74F760 are octal buffers that are ideal for
driving bus lines of buffer memory address registers. The 74F756 is
the open collector version of 74F240, 74F757 is the open collector
version of 74F241 and 74760 is the open collector version of
74F244. These devices feature two Output Enables. OEa and OEb
(or OEb for the 74F757), each controlling four of the outputs.
TYPE
74F756
74F757
74F760
TYPICAL
PROPAGATION DELAY
9.0ns
9.0ns
9.0ns
TYPICAL SUPPLY
CURRENT (TOTAL)
40mA
45mA
45mA
ORDERING INFORMATION
ORDER CODE
DESCRIPTION
20–pin plastic DIP
20–pin plastic SOL
COMMERCIAL RANGE
V
CC
= 5V
±10%,
T
amb
= 0°C to +70°C
N74F756N, N74F757AN, N74F760N
N74F756D, N74F757AD, N74F760D
PKG DWG #
SOT146-1
SOT163-1
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS
Ian, Ibn
OEa, OEb
OEb
Yan, Ybn
Yan, Ybn
Data inputs
Output enable input (active Low)
Output enable input (active High 74F757)
Data outputs (74F757, 74F760)
Data outputs (74F756)
DESCRIPTION
74F (U.L.)
HIGH/LOW
1.0/1.67
1.0/1.67
1.0/1.67
OC/106.7
OC/106.7
LOAD VALUE
HIGH/LOW
20µA/1.0mA
20µA/0.2mA
20µA/1.0mA
OC/64mA
OC/64mA
Notes:
One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the Low state.
OC=Open Collector
1989 Nov 27
2
853–0270 98220
Philips Semiconductors
Product specification
Buffers
74F756/74F757/74F760
PIN CONFIGURATION for 74F756
OEa
Ia0
Yb0
Ia1
Yb1
Ia2
Yb2
Ia3
Yb3
1
2
3
4
5
6
7
8
9
20 V
CC
19 OEb
18 Ya0
IEC/IEEE SYMBOL for 74F756
1
19
EN1
EN2
18
16
14
12
2
3
5
7
9
2
17 Ib0
4
16 Ya1
15 Ib1
14 Ya2
13 Ib2
12 Ya3
11 Ib3
6
8
17
15
13
11
1
GND 10
SF00320
SF01246
LOGIC SYMBOL for 74F756
2
4
6
8
17
15
13
11
LOGIC DIAGRAM for 74F756
Ia0
2
18
Ya0
Ib0
17
3
Yb0
Ia0
1
19
OEa
Ia1
Ia2
Ia3
Ib0
Ib1
Ib2 Ib3
Ia1
4
16
Ya1
Ib1
15
5
Yb1
Ia2
OEb
Ya0 Ya1 Ya2 Ya3 Yb0 Yb1 Yb2 Yb3
Ia3
6
14
Ya2
Ib2
13
7
Yb2
8
12
Ya3
Ib3
11
9
Yb3
18
V
CC
= Pin 20
GND = Pin 10
16
14
12
3
5
7
9
OEb
1
OEb
19
SF00321
V
CC
= Pin 20
GND = Pin 10
SF01247
FUNCTION TABLE for 74F756
INPUTS
OEa
L
L
H
Ia
L
H
X
OEb
L
L
H
Ib
L
H
X
OUTPUTS
Ya
H
L
H (off)
Yb
H
L
H (off)
H = High voltage level
L = Low voltage level
X = Don’t care
1989 Nov 27
3
Philips Semiconductors
Product specification
Buffers
74F756/74F757/74F760
PIN CONFIGURATION for 74F757
OEa 1
Ia0 2
Yb0 3
Ia1 4
Yb1 5
Ia2 6
Yb2 7
Ia3 8
Yb3 9
GND 10
20 V
CC
19 OEb
18 Ya0
17 Ib0
16 Ya1
LOGIC DIAGRAM for 74F757
Ia0
2
18
Ya0
Ib0
17
3
Yb0
Ia1
4
16
Ya1
Ib1
15
5
Yb1
Ia2
15 Ib1
14 Ya2
Ia3
13 Ib2
12 Ya3
11 Ib3
OEa
6
14
Ya2
12
Ya3
Ib2
13
7
Yb2
9
Yb3
8
Ib3
11
1
OEb
19
SF01248
V
CC
= Pin 20
GND = Pin 10
SF01251
LOGIC SYMBOL for 74F757
2
4
6
8
17 15 13 11
FUNCTION TABLE for 74F757
INPUTS
OEa
Ia
L
H
X
OEb
H
H
L
Ib
L
H
X
OUTPUTS
Ya
L
H
H (off)
Yb
L
H
H (off)
Ia0 Ia1 Ia2 Ia3 Ib0 Ib1 Ib2 Ib3
1
19
OEa
OEb
Ya0 Ya1 Ya2 Ya3 Yb0 Yb1 Yb2 Yb3
L
L
H
H = High voltage level
L = Low voltage level
X = Don’t care
18 16 14 12
V
CC
= Pin 20
GND = Pin 10
3
5
7
9
SF01250
IEC/IEEE SYMBOL for 74F757
1
19
EN1
EN2
18
16
14
12
2
3
5
7
9
2
4
6
8
17
15
13
11
1
SF01249
1989 Nov 27
4
Philips Semiconductors
Product specification
Buffers
74F756/74F757/74F760
PIN CONFIGURATION for 74F760
OEa 1
Ia0 2
Yb0 3
Ia1 4
Yb1 5
Ia2 6
Yb2 7
Ia3 8
Yb3 9
GND 10
20 V
CC
19 OEb
18 Ya0
17 Ib0
16 Ya1
15 Ib1
14 Ya2
13 Ib2
12 Ya3
11 Ib3
IEC/IEEE SYMBOL for 74F760
1
19
EN1
EN2
18
16
14
12
2
3
5
7
9
2
4
6
8
17
15
13
11
1
SF01252
SF01253
LOGIC SYMBOL for 74F760
2
4
6
8
17 15 13 11
LOGIC DIAGRAM for 74F760
Ia0
2
18
Ya0
Ib0
17
3
Yb0
Ia0 Ia1 Ia2 Ia3 Ib0 Ib1 Ib2 Ib3
1
19
OEa
OEb
Ya0 Ya1 Ya2 Ya3 Yb0 Yb1 Yb2 Yb3
Ia1
4
16
Ya1
Ib1
15
5
Yb1
Ia2
6
14
Ya2
12
Ya3
Ib2
13
7
Yb2
9
Yb3
Ia3
8
Ib3
11
18 16 14 12
V
CC
= Pin 20
GND = Pin 10
3
5
7
9
OEa
1
OEb
19
SF01254
V
CC
= Pin 20
GND = Pin 10
SF01255
FUNCTION TABLE for 74F760
INPUTS
OEa
L
L
H
Ia
L
H
X
OEb
L
L
H
Ib
L
H
X
OUTPUTS
Ya
L
H
H (off)
Yb
L
H
H (off)
H = High voltage level
L = Low voltage level
X = Don’t care
1989 Nov 27
5
京公网安备 11010802033920号
EEWORLD
