EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9573401VCC

Description
NOR Gate, HCT Series, 3-Func, 3-Input, CMOS, CDIP14
Categorylogic    logic   
File Size220KB,8 Pages
ManufacturerHarris
Websitehttp://www.harris.com/
Download Datasheet Parametric Compare View All

5962R9573401VCC Overview

NOR Gate, HCT Series, 3-Func, 3-Input, CMOS, CDIP14

5962R9573401VCC Parametric

Parameter NameAttribute value
package instruction,
Reach Compliance Codeunknown
seriesHCT
JESD-30 codeR-CDIP-T14
JESD-609 codee4
Load capacitance (CL)50 pF
Logic integrated circuit typeNOR GATE
Number of functions3
Number of entries3
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)20 ns
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal locationDUAL
total dose100k Rad(Si) V
Base Number Matches1

5962R9573401VCC Related Products

5962R9573401VCC HCTS27KMSR 5962R9573401V9A HCTS27DMSR HCTS27D/SAMPLE HCTS27K/SAMPLE HCTS27HMSR
Description NOR Gate, HCT Series, 3-Func, 3-Input, CMOS, CDIP14 NOR Gate, HCT Series, 3-Func, 3-Input, CMOS, CDFP14 NOR Gate, HCT Series, 3-Func, 3-Input, CMOS NOR Gate, HCT Series, 3-Func, 3-Input, CMOS, CDIP14 NOR Gate, HCT Series, 3-Func, 3-Input, CMOS, CDIP14 NOR Gate, HCT Series, 3-Func, 3-Input, CMOS, CDFP14 NOR Gate, HCT Series, 3-Func, 3-Input, CMOS
package instruction , DFP, FL14,.3 DIE, DIP, DIP14,.3 , , DIE,
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown
series HCT HCT HCT HCT HCT HCT HCT
JESD-30 code R-CDIP-T14 R-CDFP-F14 X-XUUC-N14 R-CDIP-T14 R-CDIP-T14 R-CDFP-F14 X-XUUC-N14
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type NOR GATE NOR GATE NOR GATE NOR GATE NOR GATE NOR GATE NOR GATE
Number of functions 3 3 3 3 3 3 3
Number of entries 3 3 3 3 3 3 3
Number of terminals 14 14 14 14 14 14 14
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED UNSPECIFIED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED UNSPECIFIED
Package shape RECTANGULAR RECTANGULAR UNSPECIFIED RECTANGULAR RECTANGULAR RECTANGULAR UNSPECIFIED
Package form IN-LINE FLATPACK UNCASED CHIP IN-LINE IN-LINE FLATPACK UNCASED CHIP
propagation delay (tpd) 20 ns 20 ns 20 ns 20 ns 20 ns 20 ns 20 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO YES YES NO NO YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Terminal form THROUGH-HOLE FLAT NO LEAD THROUGH-HOLE THROUGH-HOLE FLAT NO LEAD
Terminal location DUAL DUAL UPPER DUAL DUAL DUAL UPPER
JESD-609 code e4 e0 e0 e0 - - -
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C - - 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C - - -55 °C
Temperature level MILITARY MILITARY MILITARY MILITARY - - MILITARY
Terminal surface GOLD Tin/Lead (Sn/Pb) TIN LEAD Tin/Lead (Sn/Pb) - - -
total dose 100k Rad(Si) V 200k Rad(Si) V 100k Rad(Si) V 200k Rad(Si) V - - -
Base Number Matches 1 1 1 1 1 1 -
Maker - Harris Harris Harris Harris Harris Harris
encapsulated code - DFP DIE DIP - - DIE
STM8S uses internal RC, is it necessary to add CL1 and CL2 to the external pins OSCIN and OSCOUT?
[b]Why does the board use internal RC, external pins OSCIN, OSCOUT plus two capacitors CL1 and CL2, and why does it cause reset from time to time? [/b] [[i] This post was last edited by kgdfntxgt on 2...
kgdfntxgt stm32/stm8
What is the principle of interlaced de-jittering in image processing?
What is the principle of interlaced de-jittering in image processing? The video signal is input from HDMI and passes through the front-end chip for interlaced de-jittering. What is the principle of in...
火火山 Talking
The book is here! "100 Examples of OP Amplifier Application Techniques" can help you learn more! Need to collect
[b]If you have any friends, please don't download it. If you don't have any friends, you can take a look at it carefully. There are many examples. Here is a book, "100 Examples of OP Amplifier Applica...
qwqwqw2088 Power technology
Embedded experts must not only be diligent, but also have methods!
"Sometimes hard work does not necessarily pay off", this is a simple yet profound truth that people often say. Therefore, learning requires not only diligence and perseverance, but more importantly, i...
火龙果 Embedded System
How to generate a random number in VHDL?
How to generate a random number in VHDL? Answer: The simplest way is: A multi-bit register counts at a high-speed clock, and a button is set outside. Release the button to count, press the button to p...
eeleader-mcu FPGA/CPLD
Common problems in debugging TMS320C2000 series?
[color=#454545]1) Single-step operation is possible, but continuous operation always returns to address 0: Watchdog is not turned off, and continuous operation resets DSP back to address 0. [/color] [...
Jacktang Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 110  1499  2126  133  1998  3  31  43  41  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号