MT4LC4M16N3TG-5 datasheet, PDF

Datasheet> All Categories > storage> MT4LC4M16N3TG-5

MT4LC4M16N3TG-5: Description4M X 16 EDO DRAM, 50 ns, PDSO50; Categorystorage; File Size352KB，24 Pages; ManufacturerMicron; Websitehttp://www.micron.com/

Download Datasheet Parametric Compare View All

MT4LC4M16N3TG-5 Overview

4M X 16 EDO DRAM, 50 ns, PDSO50

MT4LC4M16N3TG-5 Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	50
Maximum operating temperature	70 Cel
Minimum operating temperature	0.0 Cel
Maximum supply/operating voltage	3.6 V
Minimum supply/operating voltage	3 V
Rated supply voltage	3.3 V
Minimum access time	50 ns
Processing package description	0.400 INCH, Plastic, TSOP-50
state	DISCONTINUED
Craftsmanship	CMOS
packaging shape	Rectangle
Package Size	SMALL OUTLINE, THIN PROFILE
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.8000 mm
terminal coating	tin lead
Terminal location	pair
Packaging Materials	Plastic/Epoxy
Temperature level	COMMERCIAL
memory width	16
organize	4M × 16
storage density	6.71E7 deg
operating mode	Synchronize
Number of digits	4.19E6 words
Number of digits	4M
Access method	FAST PAGE WITH EDO
Memory IC type	EDO dynamic random access memory
Number of ports	1

Preview

Download Datasheet

View All

4 MEG x 16

EDO DRAM

DRAM

FEATURES

• Single +3.3V ±0.3V power supply

• Industry-standard x16 pinout, timing, functions,

and package

• 12 row, 10 column addresses (R6)

13 row, 9 column addresses (N3)

• High-performance CMOS silicon-gate process

• All inputs, outputs and clocks are LVTTL-compatible

• Extended Data-Out (EDO) PAGE MODE access

• 4,096-cycle CAS#-BEFORE-RAS# (CBR) REFRESH

distributed across 64ms

• Optional self refresh (S) for low-power data

retention

MT4LC4M16R6, MT4LC4M16N3

For the latest data sheet, please refer to the Micron Web

site:

www.micronsemi.com/mti/msp/html/datasheet.html

PIN ASSIGNMENT (Top View)

50-Pin TSOP

DQ0

DQ1

DQ2

DQ3

DQ4

DQ5

DQ6

DQ7

WE#

RAS#

†

A12

OPTIONS

• Plastic Package

50-pin TSOP (400 mil)

• Timing

50ns access

60ns access

• Refresh Rates

Standard Refresh

Self Refresh

• Operating Temperature Range

Commercial (0°C to +70°C)

Extended (-40°C to +85°C)

MARKING

-5

-6

DQ15

DQ14

DQ13

DQ12

DQ11

DQ10

DQ9

DQ8

CASL#

CASH#

OE#

NC/A12

†

A11

A10

None

for N3 version, NC for R6 version.

MT4LC4M16R6

Configuration

Refresh

Row Address

Column Addressing

4 Meg x 16

4K (A0-A11)

1K (A0-A9)

MT4LC4M16N3

4 Meg x 16

8K (A0-A12)

512 (A0-A8)

None

IT**

NOTE:

1. The “#” symbol indicates signal is active LOW.

*Contact factory for availability.

**Available only on MT4LC4M16R6 standard refresh device.

Part Number Example:

4 MEG x 16 EDO DRAM PART NUMBERS

PART NUMBER

MT4LC4M16R6TG-x

MT4LC4M16R6TG-x S

MT4LC4M16N3TG-x

MT4LC4M16N3TG-x S

x = speed

REFRESH

ADDRESSING PACKAGE REFRESH

400-TSOP Standard

400-TSOP

Self

400-TSOP Standard

400-TSOP

Self

MT4LC4M16R6TG-5

KEY TIMING PARAMETERS

SPEED

-5

-6

RAC

CAC

CAS

84ns

104ns

50ns

60ns

20ns

25ns

30ns

13ns

15ns

8ns

10ns

4 Meg x 16 EDO DRAM

D29_2.p65 – Rev. 5/00

Micron Technology, Inc., reserves the right to change products or specifications without notice.

MT4LC4M16N3TG-5 Related Products

	MT4LC4M16N3TG-5	MT4LC4M16R6TG-6S	MT4LC4M16R6TG-6	MT4LC4M16R6TG-5S	MT4LC4M16R6TG-5	MT4LC4M16R6-1	MT4LC4M16N3TG-6S	MT4LC4M16N3TG-6	MT4LC4M16N3TG-5S
Description	4M X 16 EDO DRAM, 50 ns, PDSO50	4M X 16 EDO DRAM, 50 ns, PDSO50	4M X 16 EDO DRAM, 50 ns, PDSO50	4M X 16 EDO DRAM, 50 ns, PDSO50	4M X 16 EDO DRAM, 50 ns, PDSO50	4M X 16 EDO DRAM, 50 ns, PDSO50	4M X 16 EDO DRAM, 50 ns, PDSO50	4M X 16 EDO DRAM, 50 ns, PDSO50	4M X 16 EDO DRAM, 50 ns, PDSO50
Number of functions	1	1	1	1	1	1	1	1	1
Number of terminals	50	50	50	50	50	50	50	50	50
Maximum operating temperature	70 Cel	70 Cel	70 Cel	70 Cel	70 Cel	70 Cel	70 Cel	70 Cel	70 Cel
Minimum operating temperature	0.0 Cel	0.0 Cel	0.0 Cel	0.0 Cel	0.0 Cel	0.0 Cel	0.0 Cel	0.0 Cel	0.0 Cel
Maximum supply/operating voltage	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply/operating voltage	3 V	3 V	3 V	3 V	3 V	3 V	3 V	3 V	3 V
Rated supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
Minimum access time	50 ns	50 ns	50 ns	50 ns	50 ns	50 ns	50 ns	50 ns	50 ns
Processing package description	0.400 INCH, Plastic, TSOP-50	0.400 INCH, Plastic, TSOP-50	0.400 INCH, Plastic, TSOP-50	0.400 INCH, Plastic, TSOP-50	0.400 INCH, Plastic, TSOP-50	0.400 INCH, Plastic, TSOP-50	0.400 INCH, Plastic, TSOP-50	0.400 INCH, Plastic, TSOP-50	0.400 INCH, Plastic, TSOP-50
state	DISCONTINUED	DISCONTINUED	DISCONTINUED	DISCONTINUED	DISCONTINUED	DISCONTINUED	DISCONTINUED	DISCONTINUED	DISCONTINUED
Craftsmanship	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
packaging shape	Rectangle	Rectangle	Rectangle	Rectangle	Rectangle	Rectangle	Rectangle	Rectangle	Rectangle
Package Size	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE
surface mount	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal spacing	0.8000 mm	0.8000 mm	0.8000 mm	0.8000 mm	0.8000 mm	0.8000 mm	0.8000 mm	0.8000 mm	0.8000 mm
terminal coating	tin lead	tin lead	tin lead	tin lead	tin lead	tin lead	tin lead	tin lead	tin lead
Terminal location	pair	pair	pair	pair	pair	pair	pair	pair	pair
Packaging Materials	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
memory width	16	16	16	16	16	16	16	16	16
organize	4M × 16	4M × 16	4M × 16	4M × 16	4M × 16	4M × 16	4M × 16	4M × 16	4M × 16
storage density	6.71E7 deg	6.71E7 deg	6.71E7 deg	6.71E7 deg	6.71E7 deg	6.71E7 deg	6.71E7 deg	6.71E7 deg	6.71E7 deg
operating mode	Synchronize	Synchronize	Synchronize	Synchronize	Synchronize	Synchronize	Synchronize	Synchronize	Synchronize
Access method	FAST PAGE WITH EDO	FAST PAGE WITH EDO	FAST PAGE WITH EDO	FAST PAGE WITH EDO	FAST PAGE WITH EDO	FAST PAGE WITH EDO	FAST PAGE WITH EDO	FAST PAGE WITH EDO	FAST PAGE WITH EDO
Memory IC type	EDO dynamic random access memory	EDO dynamic random access memory	EDO dynamic random access memory	EDO dynamic random access memory	EDO dynamic random access memory	EDO dynamic random access memory	EDO dynamic random access memory	EDO dynamic random access memory	EDO dynamic random access memory
Number of ports	1	1	1	1	1	1	1	1	1
Number of digits	4M	4M	4M	4M	4M	4M	4M	4M	4M

Recommended Resources

Transistor type water level automatic control circuit 3 (fill-in type) a

Power indicator circuit

Voice controlled running water music lantern circuit

Macro YP5-4 range hood circuit diagram

Use LM386 to make a semi-double walkie-talkie circuit

Computer motherboard circuit diagram 430TX_22

Guys, take a look at this 485 waveform. Why is there a period of time in the middle, and then it causes my reception to go wrong?: The ideal waveform should not have this middle section... The first picture takes too long to use 6.2usThe second picture has a shorter time and can be 2.4us...; 史上最萌反派 Analog electronics

【ST NUCLEO-U575ZI-Q Review】Clock Configuration - Overclocking: Preface By default, the chip runs at 4MHz internal clock after reset. In order to run at high performance, we need to configure the system clock to run at the maximum clock frequency. This article tes...; qinyunti stm32/stm8

[ ST NUCLEO-U575ZI-Q Review] Transplanting U8g2: U8g2 is a monochrome graphics library for embedded devices. It is simple and clear. It is mainly used in embedded devices. Of course, our powerful NUCLEO-U575ZI-Q is definitely supported. Today, we wi...; lugl4313820 RF/Wirelessly

[ST NUCLEO-U575ZI-Q Review] How to solve the problem that the MDK simulation cannot be downloaded due to STM32 program exception: [i=s]This post was last edited by qinyunti on 2022-12-15 14:21[/i]background: Sometimes when the STM32 program is abnormal, for example, the clock frequency of the configured RCC exceeds the operable ...; qinyunti stm32/stm8

[ST NUCLEO-U575ZI-Q Review] GPIOG port lighting problem: [i=s]This post was last edited by qinyunti on 2022-12-15 13:47[/i]Some netizens are asking why PG2 doesn't light up. Here is an explanation. Because PG2 uses VDDIO2, its VDDIO2 power supply needs to b...; qinyunti stm32/stm8

The working principle of common mode inductors: The principle of using common mode inductorsThe inductors with four conductors are different from common inductors.▎Common mode noise suppression Thereare many ways to suppress common mode noise. In a...; btty038 PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components