EEWORLDEEWORLDEEWORLD

Part Number

Search

80HCPS1848RM

Description
Switch ICs - Various RapidIO Switch
Categorysemiconductor    Other integrated circuit (IC)   
File Size1MB,86 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric Compare View All

80HCPS1848RM Online Shopping

Suppliers Part Number Price MOQ In stock  
80HCPS1848RM - - View Buy Now

80HCPS1848RM Overview

Switch ICs - Various RapidIO Switch

80HCPS1848RM Parametric

Parameter NameAttribute value
Product CategorySwitch ICs - Various
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSNo
PackagingTray
Moisture SensitiveYes
Factory Pack Quantity36
18-Port, 48-Lane, 240Gbps,
Gen2 RapidIO Switch
CPS-1848
Datasheet
Description
The CPS-1848 (80HCPS1848) is a
RapidIO Specification (Rev. 2.1)
compliant Central Packet Switch whose functionality is central to
routing packets for distribution among DSPs, processors, FPGAs,
other switches, or any other RapidIO-based devices. It can also be
used in RapidIO backplane switching. The CPS-1848 supports Serial
RapidIO (S-RIO) packet switching (unicast, multicast, and an optional
broadcast) from any of its 18 input ports to any of its 18 output ports.
Features
• RapidIO ports
48
bidirectional S-RIO lanes
— Port widths of 1x, 2x, and 4x allow up to 20 Gbps per port
— Port speeds selectable: 6.25, 5, 3.125, 2.5, or 1.25 Gbaud
— Support Level I defined short or long haul reach, and Level II
defined short-, medium-, or long-run reach for each PHY speed
— Error Management Extensions support
— Software-assisted error recovery, supporting hot swap
• I
2
C Interfaces
— Provides I
2
C port for maintenance and error reporting
— Master or Slave operation
— Master allows power-on configuration from external ROM
— Master mode configuration with external image compressing and
checksum
• Switch
240
Gbps peak throughput
— Non-blocking data flow architecture
— Configurable for Cut-Through or Store-and-Forward data flow
— Very low latency for all packet lengths and load conditions
— Internal queuing buffer and retransmit buffer
— Standard transmitter- or receiver-controlled flow control
— Global routing or Local Port routing capability
— Supports up to 40 simultaneous multicast masks, with broadcast
— Performance monitoring counters for performance and
diagnostics analysis. Per input port and output port counters
• SerDes
— Transmitter pre-emphasis and drive strength + receiver
equalization provides best possible signal integrity
— Embedded PRBS generation and detection with programmable
polynomials support Bit Error Rate testing
• Additional Information
— Packet Trace/Mirror. Each input port can copy all incoming
packets matching user-defined criteria to a “trace” output port.
— Packet Filter. Each input port can filter (drop) all incoming packets
matching user-defined criteria.
— Device configurable through any of S-RIO ports, I
2
C, or JTAG
— Full JTAG Boundary Scan Support (IEEE1149.1 and 1149.6)
Lidded/Lidless
784-FCBGA Package:
29
29 mm,
1.0 mm ball
pitch
Block Diagram
Quadrant 0
Lanes 0-3, 16-19, 32-35
Ports 0, 4, 8, 12, 16
Quadrant 3
Lanes 12-15, 28-31, 44-47
Ports 3, 7, 11, 15
CPS-1848
RapidIO Gen2
Switch Fabric
Event Management and Maintenance
Registers
I
2
C Controller
Ports 1, 5, 9, 13, 17
Lanes 4-7, 20-23, 36-39
Quadrant 1
JTAG Controller
Ports 2, 6, 10, 14
Lanes 8-11, 24-27, 40-43
Quadrant 2
Typical Applications
High-performance computing
Wireless
Defense and aerospace
Video and imaging
©2017 Integrated Device Technology, Inc.
1
June 26, 2017

80HCPS1848RM Related Products

80HCPS1848RM 80HCPS1848CRM 80HCPS1848HMI 80HCPS1848CHMI 80HCPS1848CHM 80HCPS1848CRMI 80HCPS1848CBR 80HCPS1848HM
Description Switch ICs - Various RapidIO Switch Switch ICs - Various RapidIO Switch Switch ICs - Various S-RIO GEN 2 Switch ICs - Various S-RIO GEN 2 PCI Interface IC 4 Lane PCI Express to PCI-X Bridge Switch ICs - Various S-RIO GEN 2 Switch ICs - Various RapidIO Switch
Product Category Switch ICs - Various Switch ICs - Various Switch ICs - Various Switch ICs - Various Switch ICs - Various Switch ICs - Various Switch ICs - Various Switch ICs - Various
Manufacturer IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.)
Packaging Tray Tray Tray Tray Tray Tray Tray Tray
RoHS No No No No No No No -
Moisture Sensitive Yes - Yes Yes Yes Yes Yes -
Factory Pack Quantity 36 36 36 36 36 36 36 -
Can a 4A constant current circuit be made using a 3-pole tube?
Please give me some advice....
老夫子 Analog electronics
About the working principle of the peripheral interrupt response register in the 2407DSP interrupt system
The 2407DSP interrupt system is divided into two levels. In the first level, there is a peripheral interrupt request register and a peripheral interrupt response register. The principle of the periphe...
明镜台109 DSP and ARM Processors
BIPES integrates multiple functions including graphical programming, Micropython, and WebREPL
BIPES is an open source project that integrates Google Blockly, WebREPL, MicroPython, documentation, an IOT platform for sending and viewing data, an enhanced web file manager using WebREPL and an onl...
dcexpert MicroPython Open Source section
Let's learn keyboard programming of microcontroller together
Let's look at the hardware diagram first, and then learn 4×4 keyboard programming together! [img]http://img.photo.163.com/bdWP7cn-vZv3qydIdnZqRQ==/766737836560670912.jpg[/img] Now let's look at the or...
wolfliu_67 Embedded System
Summary of SPI usage of DSP TMS320F2812
[align=left][size=4]1. The SPI rate cannot exceed 15M, otherwise serious bit errors will occur[/size][/align][align=left][size=4]2. If the receiving mode is interrupt reception, the SPICCR character l...
灞波儿奔 DSP and ARM Processors
Can the contents of CPLD be read?
Hi guys, can the contents of CPLD (EPM7064) be read out? [email]cym_anhui@163.com[/email]...
cym_anhui FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1154  1629  860  1752  960  24  33  18  36  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号