• You can log in to your eeworld account to continue watching:
  • Tongji University FPGA course video (24)
  • Login
  • Duration:35 minutes and 42 seconds
  • Date:2016/09/14
  • Uploader:量子阱
Introduction
This course consists of four parts:

The first part is the establishment of VHDL models of various basic digital logic circuits.

The second part is about learning how to design combinational logic circuits, control circuits, and sequential circuits using VHDL.

The third part is the hierarchical structure design of the system chip.

The fourth part is the development of programmable logic devices and the understanding of their structural characteristics.

Lectures by real famous teachers are humanized, just like sitting in a university classroom. Because it is a video tutorial, if you don't understand it for a moment during the lecture, you can watch it over and over again in reverse until you understand it. If you have studied halfway today and want to continue studying tomorrow, you can easily select your own learning progress by fast forwarding. You can work and study at the same time without having to pay expensive school fees and numerous exams.

Each video tutorial lasts approximately 45 minutes. Video teaching has images, sounds, and comes with clear blackboard writing
Unfold ↓

You Might Like

Recommended Posts

Simple fast short circuit protection circuit.jpg
[i=s] This post was last edited by paulhyde on 2014-9-15 09:38 [/i] Simple fast short circuit protection circuit
zhshmzd123654 Electronics Design Contest
Ask, microcontroller interrupt
How do I set up a timer interrupt? How do I set up a random IO port as an interrupt pin?
不过机子 51mcu
How is I2>>IB derived in the DC path of the voltage divider bias circuit?
In the DC path of the voltage divider bias circuit, the book says that the current I2 on the bias resistor R2 is much larger than the base current IB, that is, I2>>IB. How is this derived?
Erespreciosa Embedded System
Two problems encountered when running MIG layout and routing simulation: unable to call the signal line under the module and not recognizing the DDR behavior model
The background is to control the DDR SDRAM controller generated by MIG. The test environment is as follows: the top layer is TESTBENCH written by me, and there are two models under the top layer, one
zhj1985 FPGA/CPLD
Problems encountered in debugging Pingtouge's scenario-based Bluetooth Mesh
[i=s]This post was last edited by littleshrimp on 2021-10-30 14:14[/i]Today, I am preparing to connect the module to the network according to the Bluetooth MESH Gateway Development Board Quick Start G
littleshrimp Domestic Chip Exchange
A question about the amplification factor of triode
I would like to ask a question about the amplification factor of a transistor . In practical applications, the voltage amplification factor β of a transistor is uncertain, so how can we know the actua
beandy Analog electronics

Recommended Content

Hot ArticlesMore

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号