• You can log in to your eeworld account to continue watching:
  • Tongji University FPGA course video (33)
  • Login
  • Duration:50 minutes and 31 seconds
  • Date:2016/09/14
  • Uploader:量子阱
Introduction
This course consists of four parts:

The first part is the establishment of VHDL models of various basic digital logic circuits.

The second part is about learning how to design combinational logic circuits, control circuits, and sequential circuits using VHDL.

The third part is the hierarchical structure design of the system chip.

The fourth part is the development of programmable logic devices and the understanding of their structural characteristics.

Lectures by real famous teachers are humanized, just like sitting in a university classroom. Because it is a video tutorial, if you don't understand it for a moment during the lecture, you can watch it over and over again in reverse until you understand it. If you have studied halfway today and want to continue studying tomorrow, you can easily select your own learning progress by fast forwarding. You can work and study at the same time without having to pay expensive school fees and numerous exams.

Each video tutorial lasts approximately 45 minutes. Video teaching has images, sounds, and comes with clear blackboard writing
Unfold ↓

You Might Like

Recommended Posts

Design of control system for red, yellow and green lights
Control a group of red, green and yellow lights. By repeatedly testing switches S1 and S2, the "close" and "open" of S1 and S2 are required to control the lighting of the red, green and yellow lights.
spurray Embedded System
The Qin Empire
Reading Sun Haohui's epic masterpiece "The Great Qin Empire" always makes my heart surge with emotion, and I always want to write something to commemorate it.The most inflammatory slogan was "The old
785180572 Talking
TI CCS compiler download update
https://www.ti.com/tools-software/compilers/download.htmlC2000 Code Generation Tools The TI C2000 C/C++ Compiler and Assembly Language Tools support development of applications for TI C2000 Microcontr
fish001 Microcontroller MCU
Freescale S08 C Language
This document describes some instructions on using C language for S08 in CodeWarrior integrated development environment.
scylla123 NXP MCU
Blocking and non-blocking assignment in verilog
Verilog Basics 1. Logical Operators 1. Logical AND && The result is not 0, that is, 1. a= 4'b1001 b = 4'b1010 a&& b = 1([/color][color=#000000]Because[/color][color=#000000]a[/color][color=#000000]is
一纸玫瑰 FPGA/CPLD

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号