• Duration:11 minutes and 43 seconds
  • Date:2013/01/01
  • Uploader:EE资深网友
Introduction
keywords: Microchip touch mTouch
mTouch™ Framework is a free software development kit provided by Microchip for capacitive touch applications. Developers can develop their own capacitive touch buttons, sliders, scroll wheels, proximity sensing, low-power wake-up and other products through simple file configuration.
Unfold ↓

You Might Like

Recommended Posts

HyperTerminal and Yuanfeng Experiment Box serial port cannot communicate
I am a beginner in Linux and now want to transplant Linux into S3C2410. The HyperTerminal and the serial port of Yuanfeng experimental box cannot communicate. The HyperTerminal settings are correct, b
stdio_h_0 Embedded System
51 MCU matrix keyboard help
See the screenshot for the circuit diagram. There are two digital tubes on the right. The function I want to achieve is that after pressing the button, the upper digital tube displays the number of ro
zhangzimou 51mcu
MSP430G2 development board learning (ten): timer A overflow interrupt (32768KHZ clock)
MSP430G2 development board learning (ten): Timer A overflow interrupt (32768KHZ clock) /**************************************************************************** * Timer A, flip P1.0LED, Timer A ov
lilong8470 Microcontroller MCU
I have a question about whether a barometer can be used for weighing.
I want to ask whether a barometer can be used for weighing. I once wanted to have a balance. I went around the street and asked two people. It seemed that it was not cheap. If I asked too many questio
wangfuchong Talking
Please help me, why can't the HEX digital tube and OUTS simulation be done? A novice needs help.
module dj (clk_27m,rst_n,fangxiang,sudu,outf,outs,count_gd,HEX1,HEX2,HEX3,HEX4);input clk_27m;input rst_n;input fangxiang;input sudu;input count_gd;output outf,outs;output [6:0]HEX1,HEX2,HEX3,HEX4;reg
关耳008 FPGA/CPLD
The problem of signal output affecting the circuit!
I encountered a strange problem. If I assign a signal in the circuit to an output pin, the logic of the entire circuit is wrong. (If it is not output, the logic is correct when observed through other
eeleader FPGA/CPLD

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号