• You can log in to your eeworld account to continue watching:
  • Single crystal growth-doping
  • Login
  • Duration:9 minutes and 30 seconds
  • Date:2021/07/18
  • Uploader:老白菜
Introduction

This course is a core course for majors such as "Electronic Information Science and Technology" and "Microelectronics Science and Engineering". It comprehensively and systematically introduces the basic knowledge of microelectronics technology, focusing on individual chip manufacturing processes, including: epitaxy, thermal oxidation, diffusion, ion implantation, chemical vapor deposition, physical vapor deposition, photolithography, and etching. Metal interconnections, typical process integration, key process equipment, and future development trends of microelectronics processes are also introduced. Through the study of this course, students can have a comprehensive understanding of microelectronics process technology and lay a solid foundation for subsequent professional courses. It is also conducive to the improvement of students' professional quality.

The characteristic of this course is that it explains the basic physical and chemical knowledge on which key processes rely, and also introduces the key process parameter testing technology through experimental videos.


Enable learners to master the basic principles, methods, and uses of key microelectronic processes; become familiar with the main process equipment and testing instruments; and understand the manufacturing process of typical integrated circuit chips.

Unfold ↓

You Might Like

Recommended Posts

How to implement square addition and division operations using Verilog?
To do the following operation:a, b, c, d are all real-time input variables. If all are implemented with IP cores , it will require 8 multipliers and one divider IP core.And the delay is particularly l
godjohsn FPGA/CPLD
Minimum system 6
[color=black][size=10.5pt][font=Times New Roman][/font][/size][/color] [color=black][font=宋体][size=10.5pt]功能: 将[/size][/font][/color][color=black][size=10.5pt][font=Times New Roman]LCD[/font][/size][/
liuyong1989 Power technology
2011 National Electronic Design Competition Training Materials
[i=s]This post was last edited by paulhyde on 2014-9-15 03:35[/i] I hope this can help students who are participating in the electronic competition this year.
小电阻 Electronics Design Contest
Keil C51 UV2 debugging commands (Chinese version).pdf
I'm sending you the Keil C51 UV2 debugging command (Chinese version) document. I hope you like it.
ybbfn 51mcu
Two ways to create components in Cadence
Two ways to create components in CadenceCreate new components directlyAs shown in Figure 1 and Figure 2, you can select the menu bar design-new part or right-click in the library and select new-part t
okhxyyo PCB Design
FPGA Synthesis Simulation Error
Error: Design requires 1087 I/O resources -- too many to fit in 314 available in the selected device or any device in the device family Error: Cannot find device that meets Compiler settings specifica
eeleader FPGA/CPLD

Recommended Content

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号