• Duration:19 minutes and 12 seconds
  • Date:2024/12/16
  • Uploader:Lemontree
Introduction
keywords: FPGA
This set of video tutorials is an original video tutorial by ALINX based on Xilinx Zynq UltraScale+ MPSoC series FPGA. The content includes five parts: bare metal development, Linux basic development, Linux driver development, Vitis HLS development, and Vitis AI development. It details the development content of each part of the MPSoc series FPGA chip. The video is based on the FPGA development board independently designed by ALINX. It combines theory with practice so that everyone can fully understand the development ideas. At the same time, it is close to the project and demonstrates mainstream technologies, such as the application of artificial intelligence AI, vehicle recognition, pedestrian detection, PCB defect detection, construction site safety helmet detection, flame detection, office target recognition, thermal imaging ADAS vehicle detection, concrete defect detection, etc., giving full play to the flexibility, high performance, low latency, high reliability and other characteristics of the MPSoc series FPGA chips.


Unfold ↓

You Might Like

Recommended Posts

Could anyone with experience please tell me about the development process of new electronic products?
I have never done a project myself, so I would like to ask friends with experience to tell me what I need to know in order to start a new product project. What does the product development plan includ
MD2010 Talking about work
What knowledge and skills are required to work in the FPGA field?
I am planning to work in FPGA field in the future. What skills do I need to master? I hope seniors can give me some advice. Thank you!
emnqsu FPGA/CPLD
CC2650 STK with picture board
[color=#000][font=Arial]The APP on Android only supports 4.4 and 5. My family has 4.4 and 6. I can't install it on 4.4 and 6. I can't load the interface on 6. Later, I searched for TI sensortag in App
FengG冯工 Wireless Connectivity
80C196KC assembly language problem, please ask the expert!
; Segment type: Internal processor memory & SFR ; segment INTMEMZERO_REG:dw 0FFFFh; DATA XREF: start+17Fr start+1A5r ...//Error[48] gsp.asm(26,0): No segment declaration; Zero registerdb 0FFh//Error
自语的骆驼 MCU
FPGA training learning experience
FPGA training learning experience
zxopenljx FPGA/CPLD
How can smart homes break through the financial crisis?
Preface: The financial crisis caused by the subprime mortgage crisis has had a huge impact on the global economy. This impact is also spreading from the real estate and financial sectors to more real
xyh_521 Industrial Control Electronics

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号