Whole Solution
• 3CH Interleave PFC to get high efficiency and power density. Decrease the current ripple at mean time
• Full bridge LLC to boost efficiency by high bus voltage usage
• Hardware PFC and LLC control approach for easily designing and less malfunction.
• Active inrush current limit circuit to decrease the PCB footprint
• Full functional solution including input/output current/voltage sensing and CC/CV PWM control interface.
• Bus voltage adjustable to optima the efficiency according to the output voltage.
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet
EEWorld
subscription
account
EEWorld
service
account
Automotive
development
community
Robot
development
community
About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Room 1530, 15th Floor, Building B,
No.18 Zhongguancun Street,
Haidian District,
Beijing, Postal Code: 100190
China
Telephone: 008610 8235 0740
京公网安备 11010802033920号
6702-BFAA-0000
