sigma

STHV749 Ultrasonic Pulse Generator IC Evaluation Board

STEVAL-IME008V1

Overview

The STEVAL-IME008V1 is a product evaluation board designed around the STHV749 4-channel 7-level high voltage pulser, a state-of-the-art device designed for ultrasound imaging applications.

The output waveforms can be displayed directly on an oscilloscope by connecting the scope probe to the relative BNCs. 16 preset waveforms are available to test the HV pulser under varying conditions.

Main features

4-channel outputs: high voltage and low voltage BNC connectors
Load simulator using signal equivalent circuits
Possibility to set up own load simulator
16 preset waveforms
USB connector to connect STM32 with PC and supply power to it
4 MB serial Flash memory to host FPGA code and waveforms

Memory expansion connector to add external serial Flash
Connectors to supply high voltage and low voltage to the STHV749 output stage
LEDs to monitor the power management stage
Human machine interface to select, start and stop the generation of the preset waveforms
25 LEDs to monitor board behavior
RoHS compliant

Design Files

All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.

It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.

Hot

Technical Resources More

Search Datasheet?

Supported by EEWorld Datasheet

Technical Videos More

Forum More

Update:2025-06-07 10:48:31

Basic salary + commission + bonus, please hire Linux Wince software and hardware cooperation experts
Industry PDA R&D and sales ARM7 ARM9 ARM11 hardware platform WINCE LINUX software platform QQ: 1459635026 Guangdong area is preferred.
SNMP protocol development
Now I want to implement the SNMP protocol on the switch. After reading some information, I am still confused and don't know how to start. Can anyone who has done it before please tell me what the spec
Software Phase-Locked Method of DSP2812
[size=3]1. Phase-locked loop The meaning of phase-locked loop is the automatic control of phase synchronization. The automatic control closed-loop system that can complete the phase synchronization of
C language word version (Tan Haoqiang)
Let’s study together.
Sell or exchange a xilinx spartan 3e board
I have a xilinx spartan 3e development board, the original one. Because the teacher gave me another board, this one has been idle for a long time. I can sell it or exchange it. If I sell it, I think 9
The single-chip microcomputer GD32 uses the on-chip DAM method to access the DDR3 memory via the EXMC interface, with FPGA bridging in the middle
The single-chip microcomputer GD32 is connected to the FPGA through its own bus EXMC, and the FPGA has an external DDR3 memory. In order to enable GD32 to quickly access DDR3, the DMA channel inside G

Datasheet More

Circuits More