The STGAP1AS is a galvanically isolated single gate driver for N-channel MOSFETs and IGBTs with advanced protection, configuration and diagnostic features. The architecture of the STGAP1AS isolates the channel from the control and the low voltage interface circuitry through true galvanic isolation.
The EVALSTGAP1AS board allows evaluating all of the STGAP1AS features while driving a power switch with a voltage rating up to 1500 V. Power switches in both TO-220 or TO-247 packages can be evaluated, and the board allows the connection of a heatsink in order to exploit the ability of the STGAP1AS to handle very high power applications.
In combination with the STEVAL-PCC009V2 communication board and the STGAP1AS evaluation software, the board allows to easily enable, configure or disable all of the driver’s protection and control features through the SPI interface. Advanced diagnostic is also available thanks to the driver’s status registers that can be accessed through the SPI.
Multiple boards can be connected together and share the same logic supply voltage and control signals in order to evaluate half-bridge, interleaved or even more complex topologies. The board allows implementing the SPI daisy chain when more than one device is used.
Main features
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet