This proven reference design outlines how to implement a three-level, three-phase DC/AC T-inverter stage based on SiC. The higher switching frequency of 50KHz reduces the size of the magnetic components of the filter design and therefore increases the power density. By using SiC MOSFETs that reduce switching losses, higher DC bus voltages up to 1000V and lower switching losses are ensured, resulting in peak efficiencies of 99%. This design can be configured as a two- or three-level inverter. The system is controlled by a single C2000 microcontroller (MCU), TMS320F28379D, which generates PWM waveforms for all power electronic switching devices in all operating modes.
Blockdiagram
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet