The EVALST-ISOSD61T is a full-featured evaluation board designed to allow the user to evaluate all the features of the ISOSD61 isolated analog-to-digital converter (ADC).
The ISOSD61 device is a 1-bit sigma-delta modulator with an output buffer separated from the input interface circuitry by a galvanic isolation barrier. The isolation barrier provides galvanic isolation of up to 6000 VPEAK. When used in combination with a digital filter, the ISOSD61 device can be used to achieve 16-bit analog-to-digital (A/D) conversion with no missing codes.
主要特性
6 kV galvanic isolation
30 kV/µs high common-mode transient immunity
16-bit resolution, no missing codes
±320mV full scale differential input signal range
Up to 25 MHz external clock input
High SNR (86 dB) and bandwidth (49 kHz)
–40°C to +125°C extended industrial temperature range
Coaxial and header pins available for flexible access to the inputs and outputs
TTL/CMOS digital I/O (ISOSD61)
Additional pads for the connection of a shunt current sensor
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet