BLHeli_S 30A 4-in-1 ESC is upgraded to V2.0. Compared with V1.0 (V2.0 uses the filter capacitor as close as possible to the chip pin as the first layout principle, the chip power line is widened, and all logic parts are grounded and shielded. Add as many grounding holes as possible), 30.5mm standard hole spacing, M3 hole size (V1.0 version MOS tube and window tin routing have a slight impact on screw installation, V2.0 has been improved), with 5V1A BEC, specific details You can search for "Homemade BLHeli" at Station B, which is the first "KeG Stack" video. In the video at Station B, there are independent ESCs. Here, four independent ESCs are integrated on one board (no essential difference). Only the BEC part (using the BUCK step-down solution based on MP2359) is different from the ESC BEC (linear step-down solution) in the video. The ESC uses the BLHeliSuite host computer to flash the JH-30 firmware (the downloader can be purchased on Taobao for the UNO R3 development board. There is also a detailed tutorial in the video. It is necessary to connect a 470uF 25V or above capacitor in parallel to the battery input terminal. Also reminded: there is a risk of exploding the tube if you flash the wrong firmware )
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet