宋元浩

Fully discrete_NE555 timer

Overview

Fully discrete_555 timer

Capital 555

Supply voltage 5v

Can form monostable, astable oscillator circuits, Schmitt triggers, logic gates, etc.

The redrawn schematic and PCB of the board and frame

Already verified

The physical verification video is in the project attachment

Design Files

All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.

It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.

Hot

Technical Resources More

Search Datasheet?

Supported by EEWorld Datasheet

Technical Videos More

Forum More

Update:2025-06-20 02:41:22

Altera IP Core Examples
When calling an IP core with Quartus II, how can I view the routines of the IP core?
Design of Phase-Adjustable RF Active Phase Shifter
Abstract: A two-stage first-order adjustable phase shifter with a center frequency of 100 MHz is constructed using a PIN tube and a radio frequency operational amplifier. The phase adjustment range is
Do you find Altium Dexigner 6.8 easy to use?
I used Protel99 for the first drawing, then 99SE, and now I use Altium Dexigner 6.8. But when I draw the schematic and load the schematic bus network connection into the PCB, why can't I connect it of
Flash and file information storage path problem
I would like to ask how the file storage path is determined in embedded systems. Take Spreadtrum platform as an example. What is the storage process? How is it implemented in the driver?
[2011 National Competition Question Discussion Post] Question H: Waveform Acquisition, Storage and Playback System
The 2011 National College Student Competition test paper has been announced. If contestants have any questions about Question H of the competition, they can post them here !We look forward to the enth
Does anyone know how to initialize the input capture function of GD32?
The following code is the input capture function of GD32F303CBT6 that I wrote according to the information on the Internet. It uses PA0 and TIME4_CH0. The PA0 pin has input a 50% signal of 1KHZ. #incl

Datasheet More

Circuits More