走马观花

[Verified] FPGA+STM32 development board

 
Overview

A development board using 32G0 and domestic FPGA

32 communicates with FPGA via SPI

G0 uses the internal HSE to generate the clock. At the same time, the G0 internal PLL outputs a high-speed clock to the FPGA as a clock (up to 16M). You can also use the FPGA internal PLL to generate the clock (the FPGA PLL is a bit weird, I am too lazy to study it).

FPGA and 32 share a RST button, and 32 and FPGA each have an independent LED and a button.

How to use AG1280 can be found in libc boss’s AG1280Q48 minimum system board V1

You can refer to the schematic diagram for the rest.

The attachment provides test project files for STM32G0 and FPGA. FPGA provides quartus project and comprehensive project, and STM provides CUBEIDE project based on LL library.

If there is no problem with the board, you can see that IO16 outputs a 2Mhz clock.

BOM connector go to Xxin Electronics to buy similar products by yourself

 

Physical map

参考设计图片
×
 
 
Search Datasheet?

Supported by EEWorld Datasheet

Forum More
Update:2025-06-23 06:31:58

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
community

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号