A development board using 32G0 and domestic FPGA
32 communicates with FPGA via SPI
G0 uses the internal HSE to generate the clock. At the same time, the G0 internal PLL outputs a high-speed clock to the FPGA as a clock (up to 16M). You can also use the FPGA internal PLL to generate the clock (the FPGA PLL is a bit weird, I am too lazy to study it).
FPGA and 32 share a RST button, and 32 and FPGA each have an independent LED and a button.
How to use AG1280 can be found in libc boss’s AG1280Q48 minimum system board V1
You can refer to the schematic diagram for the rest.
The attachment provides test project files for STM32G0 and FPGA. FPGA provides quartus project and comprehensive project, and STM provides CUBEIDE project based on LL library.
If there is no problem with the board, you can see that IO16 outputs a 2Mhz clock.
BOM connector go to Xxin Electronics to buy similar products by yourself
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet