fish001

Fr.40 V1.5

Overview

If my friends need it, I'm too lazy to make the modifications for the time being, so I'll open source it.

I’ll make up for the firmware positioning board and other files in two days.

Design Files

All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.

It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.

Hot

Technical Resources More

Search Datasheet?

Supported by EEWorld Datasheet

Technical Videos More

Forum More

Update:2025-05-07 18:21:17

Activate the PDP function of gprs
Does anyone know how to use the RIL_SetGPRSContextActivated interface in the RIL library to activate the PDP function of gprs? It would be great if you could provide samples.
How to configure ZIGBEE to open PA
For some networking modules that require long-distance communication, PA is generally used. As for how to turn on the PA function, it is mainly found in the hal_board_cfg.h file in the protocol stack.
Chestnut Development Board-TI5708 First Hands-On Exploration
[table=98%] [tr][td]Many people have probably heard of TI's AM5708. The AM570x Sitara Arm application processor is designed to meet the strong demand for processing performance in modern embedded prod
[Help] I can't access the interrupt of my ADC12? ?
void main(void){int k;WDTCTL = WDTPW + WDTHOLD;BCSCTL2 = 0x88;Init_ADC();ADC12CTL0 |= ADC12SC;_EINT();_NOP();while(1);}void Init_ADC(void){P6SEL |= 0x01;ADC12CTL0 &= ~ENC;ADC12CTL0 = ADC12ON;ADC12CTL1
Review summary: National Technology low-power series, N32L43x is now available for testing
Event details: [National Technology low-power series, N32L43x is now available for testing]Updated to 2022-07-31Evaluation report summary:@805721366[N32L43X Review] 8. FreeRTOS Porting[N32L43X Review]
Ask some questions about FPGA
I have some questions about FPGA: 1. When writing a program, how much is the signal assignment delay usually set, for example, S_1=S_2 afer 2 ns 2. I saw a code on the Internet and used it to define t

Datasheet More

Circuits More