The style of enameled wire is as usual, and the craftsmanship is still excellent. The power board designed this time is made of double panels, and a copper-laying design is applied. The insulation layer is laid first and then the copper. If the device on the front needs to be grounded, break the insulation layer and solder it to the copper.
The board of this design is intended to sit between the fundamental and harmonic boards and monitor the SPI data running to the display. Onboard ECP5 will mirror the display and output a copy to a digital monitor.
This design has a PMOD for the SD card to emulate the SD card to the host system.
A PMOD with a quad 7-segment display connected to a pair of 74hc595 shift registers. There are 3 tactile buttons.
Suitable for long distance RS-485 networks. The design provides transient protection from the effects of ESD, EFT and surge transients as specified in the IEC 61000 transient immunity standard.
This design is a PMOD with the ublox NEO GNSS receiver footprint. Able to receive GPS and GLONASS simultaneously.
SYZYGY is an FPGA extension standard for medium to high speed interfaces. This breakout connects the SerDes in the SYZYGY-TXR connector to the card edge to act as a PCIe x4 add-in card. This breakout is very simple and can be made into a shorter SYZYGY pod.
SYZYGY is an FPGA extension standard for medium to high speed interfaces. This breakout connects the Channel 0 TX/RX SerDes from the SYZYGY-TXR connector to the edge of the card to act as a PCIe x1 add-in card.
This design is a wing add-on that attaches to the OrangeCrab and adds a Sharp Memory LCD. 400x240 on/off pixels. The board is the size of the monitor.
Gregory Davill is a technical expert from Australia who is very famous and active in the field of open source hardware. In December 2020, he insisted on designing a circuit board every day, using KiCad to complete the circuit design and PCB layout and routing. This is the adventure-calendar-of-circuits-2020 project. This design is a JTAG programmer based on FT232H.
Simple branching of HDMI cable signals for analysis/verification of signal level and phase.
SYZYGY is an FPGA extension standard for medium to high speed interfaces. This design splits the video output to a regular digital display and also supports input from the digital display. It connects to the SERDES via a SYZYGY-TXR connector. Would love to be able to test the 5Gbps output of high resolution GPDI.
SYZYGY is an FPGA extension standard for medium to high speed interfaces. This project is a splitter that outputs video to a regular digital display and also supports input from a digital display.
ESP32S2 + Sharp memory LCD + prototyping area
The icebreaker project is a very nice and handy little board. But it has a small flaw, the ice40 FPGA it uses is very simple, and it's generally fun to see people doing exciting projects with 5k LUTs. Sometimes it's convenient to have some extra space available when experimenting.
This project includes all the software and hardware design required to develop the T12 soldering station. The PID parameters are mature and the function completion is very high.
Little Bee is an affordable, high-performance current probe and magnetic field probe that allows you to debug and analyze electronic devices more efficiently.
The MAXREFDES1206 is a Power over Ethernet (PoE) powered device and active clamp forward converter that delivers up to 1A at 24V from a 39V to 57V supply voltage.
This reference design boosts a single-cell battery voltage to a 10W output using the MAX669 controller in the bootstrapped mode.
MAXREFDES1255 is a 4-switch buck-boost converter that gives a positive step-up/stepdown output voltage.
EEWorld
subscription
account
EEWorld
service
account
Automotive
development
community
Robot
development
community
About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Room 1530, 15th Floor, Building B,
No.18 Zhongguancun Street,
Haidian District,
Beijing, Postal Code: 100190
China
Telephone: 008610 8235 0740
京公网安备 11010802033920号
