Using Monostable Trigger to Construct Pulse Delay Circuit
Source: InternetPublisher:通通 Keywords: trigger Updated: 2024/10/14
The figure below shows a pulse delay circuit. It consists of two monostable triggers D1 and D2, which can delay the pulse signal for a certain period of time. The pulse delay time is determined by the size of the external timing components R1 and C1 of D1, and the pulse width after delay is determined by the size of the external timing components R2 and C2 of D2.
- Does lithium iron phosphate battery need a protection board? The correct way to charge lithium iron phosphate battery
- What is a FinFET? What are the advantages and disadvantages of FinFET?
- What factors are related to the hysteresis loss of the transformer? Can the hysteresis loss be reduced?
- Classification and characteristics of operational amplifiers, classification and characteristics of operational amplifiers
- What is the difference between CPLD and FPGA?
- What are the parts of the fpga design process
- What is power factor and three ways to improve it
- Analysis of three simple electronic dice circuits
- Ceramic filter structure/working principle/characteristics/application
- Introduction of TDA4863J/4863AJ TV field scanning IC
- How to judge whether the thyristor is good or bad by triggering circuit
- CC4528 dual monostable flip-flop design multivibrator circuit diagram
- Asynchronous instant loss circuit composed of T flip-flop and its signal waveform
- Octal counter circuit and signal waveform composed of gate circuit, flip-flop and counter
- Circuit structure of RS flip-flop
- Bistable flip-flop practical circuit b
- Interface circuit between thyristor and MFC8070 zero-voltage integrated trigger
- JK flip-flop circuit
- Voltage regulator circuit controlled with integrated flip-flop
- Astable flip-flop with starter