and cost over surface mount crystals, and increase
reliability by eliminating three or four mechanical
devices from the board.
MicroClock offers many other parts with stereo
codec support. The MK1430 has 5 output clocks,
the MK1448 has 7, the MK1444 has eight
including DSP clocks, and the MK1450/1 offers
Pentium™ and SCSI support, plus the stereo
codec clocks.
Features
• Packaged in 8 pin SOIC
• Input crystal or clock frequency of 14.318 MHz
• MK1418 is clock input only
• MK1420 output clock frequencies of 16.934MHz,
24.576 MHz, 33.868 MHz, and 14.318 MHz
• Advanced, low power CMOS process
• Lowest jitter in industry for best audio
performance
• Insensitive to input clock duty cycle
• 50% (typ) 14.318 MHz duty cycle with crystal
AC Coupling/Portable Applications
For applications in portable computers, it is possible
to drive the input clock with a 3.3V, 14.318MHz
clock by a.c. coupling using a 0.01µF capacitor
connected in series to the CLKIN pin. But the
operating VDD on pin 2 must be 5V±10%. This
technique is also effective if the input clock doesn’t
meet the VIH and VIL specifications on page 3.
Additional Clocks or Features
If more than these four output clocks or features
such as power down are needed, MicroClock has
many other products in development. Consult
MicroClock for your specific needs.
Block Diagram
VDD GND
Output
Buffer
14.318 MHz
crystal or clock
X1
Crystal
Oscillator
X2
16.934 MHz
24.576 MHz
33.868 MHz
(MK1420 only)
14.318 MHz
(MK1420 only)
Clock Synthesis
Circuitry
Output
Buffer
Output
Buffer
Output
Buffer
1
Revision 013098
Printed 11/15/00
MicroClock Division of ICS•1271 Parkmoor Ave.•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax
MDS 1418/20 A
MK1418/MK1420
OPL3, OPL4 + Codec Clock Source
Pin Assignments
MK1418
ICLK
VDD
GND
16.9M
1
2
3
4
8
7
6
5
GND
VDD
GND
24.6M
V
0.1µF
14.318 MHz
crystal
Suggested Layout
for MK1420
clock only
Pin 1
2
3
8
7
33Ω (optional)
14.3MHz out
6
33Ω (optional)
33.9MHz out
MK1420
X1
VDD
GND
16.9M
1
2
3
4
8
7
6
5
X2
14.3M
33.9M
24.6M
G
4
5
33Ω (optional)
33Ω (optional)
16.9MHz out
24.6MHz out
Pin Descriptions for MK1420
Number
1
2
3
4
5
6
7
8
Name
X1
VDD
GND
16.9M
24.6M
33.9M
14.3M
X2
Type
I
P
P
O
O
O
O
O
Description
Crystal Connection. Connect to a 14.318 MHz crystal or clock.
Connect to +5V.
Connect to ground.
16.9344 MHz clock output for stereo codec.
24.576 MHz clock output for stereo codec.
33.868 MHz clock output for OPL4.
14.318 MHz clock buffered output for OPL3 or PCMCIA controller.
Crystal Connection to a 14.318 MHz crystal, or leave unconnected for clock input.
Key: I = Input, O = output, P = power supply connection
External Components/Crystal Selection
A minimum number of external components are required for proper oscillation. For a crystal input, one
22pF load capacitor should be connected to each of the X1 and X2 pins and ground, and a parallel
resonant 14.318 MHz, 16pF load, crystal is recommended. Values near these are acceptable, as is a series
resonant crystal, but either will result in frequencies which are slightly (up to 0.06%) different from the
ideal. For a clock input, connect to X1 and leave X2 unconnected. A decoupling capacitor of 0.1µF should
be connected between VDD and GND, and 33Ω terminating resistors may be used on the clock outputs.
These terminating resistors are unnecessary for clock traces less than 1” (25mm).
2
Revision 013098
Printed 11/15/00
MicroClock Division of ICS•1271 Parkmoor Ave.•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax
MDS 1418/20 A
MK1418/MK1420
OPL3, OPL4 + Codec Clock Source
Electrical Specifications
Parameter
Supply Voltage, VDD
Inputs
Clock Outputs
Ambient Operating Temperature
Soldering Temperature
Storage temperature
Operating Voltage, VDD
Input High Voltage, VIH
Input Low Voltage, VIL
Output High Voltage, VOH
Output High Voltage, VOH
Output Low Voltage, VOL
Operating Supply Current, IDD
Input Capacitance
Actual Mean Frequency versus Target
Conditions
Referenced to GND
Referenced to GND
Referenced to GND
Max of 20 seconds
-65
4.5
3.5
IOH=-4mA
IOH=-25mA
IOL=25mA
No Load
Outputs
14.31818
Time above 2.5V
0.8 to 2.0V
2.0 to 0.8V
Time above 1.5V
Time above 1.5V
Time above 1.5V
Time above 1.5V
Pins 4, 5, 6 only
Pins 4, 5, 6 only
20
80
1.5
1.5
60
55
55
55
400
VDD-0.4
2.4
0.4
18
7
±0.2
Minimum
Typical
Maximum
7
VDD+.5V
VDD+.5V
70
260
150
5.5
2.5
2.5
1.5
Units
V
V
V
°C
°C
°C
V
V
V
V
V
V
mA
pF
%
MHz
%
ns
ns
%
%
%
%
ps
ps
ABSOLUTE MAXIMUM RATINGS (note 1)
-0.5
-0.5
0
DC CHARACTERISTICS (at 5.0V unless otherwise noted)
AC CHARACTERISTICS
Input Clock or Crystal Frequency
Input Clock Duty Cycle, 14.318MHz
Output Clock Rise Time
Output Clock Fall Time
Output Clock Duty Cycle, 24.576MHz
Output Clock Duty Cycle, 16.9344 MHz
Output Clock Duty Cycle, 33.868MHz
Output Clock Duty Cycle, 14.318 MHz, Note 3
Absolute Clock Period Jitter, except 14.3
One Sigma Clock Period Jitter, except 14.3
40
45
45
45
-400
45
50
50
50
200
60
Notes:
1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged exposure
to levels above the operating limits but below the Absolute Maximums may affect device reliability.
2. Typical values are at 25°C.
3. If crystal is used as input with C
L
= 16pf. If a clock is used as input, the duty cycle of the 14.318MHz output will be the same as the
input clock.
3
Revision 013098
Printed 11/15/00
MicroClock Division of ICS•1271 Parkmoor Ave.•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax
MDS 1418/20 A
MK1418/MK1420
OPL3, OPL4 + Codec Clock Source
Package Outline and Package Dimensions
8 pin SOIC
Symbol
A
b
D
E
H
e
h
Q
L
Inches
Min
Max
0.055 0.061
0.013 0.019
0.185 0.200
0.150 0.160
0.225 0.245
.050 BSC
0.015
0.004
0.01
0.016 0.035
Millimeters
Min
Max
1.397 1.5494
0.330
0.483
4.699
5.080
3.810
4.064
5.715
6.223
1.27 BSC
0.381
0.102
0.254
0.406
0.889
E
Pin 1
H
D
Q
e
b
c
h x 45°
A
L
Ordering Information
Part/Order Number
MK1418S
MK1418STR
MK1420S
MK1420STR
Marking
MK1418S
MK1418S
MK1420S
MK1420S
Package
8 pin SOIC
Add tape and reel
8 pin SOIC
Add tape and reel
Temperature
0-70°C
0-70°C
0-70°C
0-70°C
While the information presented herein has been checked for both accuracy and reliability, MicroClock Incorporated assumes no responsibility for either its use or for the
infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in
normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements
are not recommended without additional processing by MicroClock. MicroClock reserves the right to change any circuitry or specifications without notice. MicroClock does not
authorize or warrant any MicroClock product for use in life support devices or critical medical instruments.
1201BO.7
4
Revision 013098
Printed 11/15/00
MicroClock Division of ICS•1271 Parkmoor Ave.•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax
USB ISP download line production of single chip microcomputer [img]http://www.51hei.com/UpFiles/Pic/2008-09/2008925475232360.jpg[/img] [img]http://www.51hei.com/UpFiles/Pic/2008-09/2008927956370016.jp...
Microwave filters are classified according to their transmission line types, and the performance indicators and design methods of various microwave filters are introduced in detail according to this c...
Exploring the Rust programming language for embedded development
——Based on ESP32-S3Document NumberTN_TR0002_A0KeywordsRust, ESP32-S3, IDF, WIFI, BLE, XtensasummaryThis technical note records the lear...
I want to learn the specific process of SWD interface debugging. If anyone has the SWD Chinese protocol, please send it to me, or explain the protocol. I am not good at English, and I can't understand...
200W inverter power supply with TL494: The power supply is 12V-24V DC. The transformer can be replaced by a 200W dual 12V power transformer, but the efficiency will not exceed 60%....
I am using AnyDATA CDMA DTGS800-6025 module to receive text messages. I set AT+UGSM=1 (using the second set of SMS interface) in advance, AT+CMGF=0 (normal coding output format) and AT+CMGR=0 to recei...
When the domestic discussion about "ZTE being banned" was hot, Alibaba officially announced the acquisition of chip supplier
Zhongtianwei
, but the investment amount was not disclosed. At t...[Details]
At the beginning of the new year of 2018, after the release of the national photovoltaic policy, we found that the state’s support for village-level poverty alleviation power stations has not weake...[Details]
In recent years, in order to meet the needs of social development, more and more companies have entered the fields of smart phones, artificial intelligence,
VR
, AR, etc. After seeing the d...[Details]
When Amazon quietly launched a product called Elastic Computing Cloud 12 years ago, the Internet industry in China, across the ocean, also ushered in an unprecedented development opportunity. Let's...[Details]
In 1949, after three years of civil war, the Nationalist government was defeated and retreated to Taiwan. The political and academic circles launched a large-scale reflection on why they failed in ...[Details]
Site conditions: 1. AD acquisition, DMA transmission; AD is set to single-channel continuous mode, DMA is set to single-shot mode. The upper threshold of the AD analog watchdog setting is less than t...[Details]
ADC Introduction: ADC (Analog-to-Digital Converter). That is, converting analog signals into digital signals for processing. When storing or transmitting, analog-to-digital converters are almost ...[Details]
STM32 has 2 watchdogs: independent watchdog and window watchdog. Independent watchdog IWDG: A system fault detector that is independent of the system and is not affected by the system because it has ...[Details]
The calculation formula of the watchdog feeding time (watchdog overflow time) is: Tout=((4*2^prer)*rlr)/40 Tout is the watchdog overflow time (in ms), prer is the watchdog clock prescaler value (...[Details]
1) ADC multi-channel acquisition: (Multi-channel acquisition must use scanning mode. In scanning mode, the channels of the rule group share a register, so DMA transmission must be used; to prevent da...[Details]
The code for using timer 0 to implement a running light in a 51 MCU is as follows. The LED light is connected to port P1. The code is annotated below, so I won't explain it in detail. My English is n...[Details]
Design a second and minute pulse generator for a single-chip microcomputer using the interrupt method. Assume that P1.0 generates a positive pulse of one machine cycle per second, and P1.1 generates ...[Details]
LiDAR is a comprehensive light detection and measurement system. Compared with ordinary radar, LiDAR can provide high-resolution radiation intensity geometric images, distance images, and speed im...[Details]
1. ATMEGA128 Data Sheet Watchdog Timer The watchdog timer is driven by an independent 1 MHz on-chip oscillator. This is a typical value at VCC = 5V. See the characteristic data for typical val...[Details]
MCU
京公网安备 11010802033920号
EEWORLD
