EEWORLDEEWORLDEEWORLD

Part Number

Search

SY89823LHY-TR

Description
Clock Multiplexer 22-OUT 2-IN 1:22 64-Pin TQFP EP T/R
File Size118KB,8 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric Compare View All

SY89823LHY-TR Online Shopping

Suppliers Part Number Price MOQ In stock  
SY89823LHY-TR - - View Buy Now

SY89823LHY-TR Overview

Clock Multiplexer 22-OUT 2-IN 1:22 64-Pin TQFP EP T/R

SY89823LHY-TR Parametric

Parameter NameAttribute value
EU restricts the use of certain hazardous substancesCompliant
ECCN (US)EAR99
Part StatusActive
TypeClock Multiplexer
Fanout1:22
Number of Outputs per Chip22
Maximum Propagation Delay Time @ Maximum CL (ns)1.3@3.135V to 3.465V
Absolute Propagation Delay Time (ns)1.7
Input Logic LevelHSTL|LVPECL
Output Logic LevelHSTL
Minimum Operating Supply Voltage (V)3.15
Typical Operating Supply Voltage (V)3.3
Maximum Operating Supply Voltage (V)3.45
Maximum Quiescent Current (mA)170
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)85
Supplier Temperature GradeIndustrial
PackagingTape and Reel
Supplier PackageTQFP EP
Pin Count64
Standard Package NameQFP
MountingSurface Mount
Package Height1
Package Length10
Package Width10
PCB changed64
Lead ShapeGull-wing
Micrel, Inc.
3.3V, 500MHz 1:22
DIFFERENTIAL HSTL (1.5V)
FANOUT BUFFER/TRANSLATOR
Precision Edge
®
SY89823L
Precision Edge
®
SY89823L
FEATURES
s
22 differential HSTL (low-voltage swing) output pairs
s
HSTL outputs drive 50
to ground with no offset
Precision Edge
®
voltage
s
3.3V core supply, 1.8V output supply for reduced
power
s
LVPECL and HSTL inputs
s
Low part-to-part skew (200ps max.)
s
Low pin-to-pin skew (50ps max.)
s
Triple-buffered output enable (OE)
s
–40
°
C to +85
°
C temperature range
s
Available in a 64-pin EPAD-TQFP
DESCRIPTION
The SY89823L is a high-performance bus clock driver with 22
differential High-Speed Transceiver Logic (HSTL), 1.5V compatible
output pairs. The device is designed for use in low-voltage (3.3V/
1.8V) applications that require a large number of outputs to drive
precisely aligned, ultra-low skew signals to their destination. The
input is multiplexed from either HSTL or Low-Voltage Positive-
Emitter-Coupled Logic (LVPECL) by the CLK_SEL pin.
The Output Enable (OE) is synchronous and triple-buffered so
that the outputs will only be enabled/disabled when they are already
in the LOW state. This avoids any potential of generating a runt clock
pulse when the device is enabled/disabled, as can occur with an
asynchronous control. The triple-buffering feature provides a three-
clock delay from the time the OE input is asserted/de-asserted to
when the clock appears at the outputs.
The SY89823L features low pin-to-pin skew (50ps max.) and low
part-to-part skew (200ps max.), performance previously unachievable
in a standard product having such a high number of outputs. The
SY89823L is available in a single, space-saving package, enabling
a lower overall cost solution.
All support documentation can be found on Micrel’s web site at:
www.micrel.com.
APPLICATIONS
s
High-performance PCs
s
Workstations
s
Parallel processor-based systems
s
Other high-performance computing
s
Communications
LOGIC SYMBOL
CLK_SEL
HSTL_CLK
/HSTL_CLK
TRUTH TABLE
OE
(1)
0
0
22
22
Q0 - Q21
/Q0 - /Q21
CLK_SEL
0
1
0
1
Q
0
-Q
21
LOW
LOW
HSTL_CLK
LVPECL_CLK
/Q
0
-/Q
21
HIGH
HIGH
/HSTL_CLK
/LVPECL_CLK
0
1
1
Note:
EN
ENABLE
LOGIC
LVPECL_CLK
1
/LVPECL_CLK
1.
The output enable (OE) signal is synchronized with the low level of the
HSTL_CLK and LVPECL_CLK signal.
OE
TYPICAL PERFORMANCE
900
OUTPUT AMPLITUDE (mV)
Output Amplitude
vs. Frequency
800
700
600
500
400
300
200
100
0
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6
Precision Edge is a registered trademark of Micrel, Inc.
M9999-091908
hbwhelp@micrel.com or (408) 955-1690
OUTPUT FREQUENCY (GHz)
Rev.: D
Amendment: /0
1
Issue Date: September 2008

SY89823LHY-TR Related Products

SY89823LHY-TR SY89823LHY
Description Clock Multiplexer 22-OUT 2-IN 1:22 64-Pin TQFP EP T/R Clock Multiplexer 22-OUT 2-IN 1:22 64-Pin TQFP EP Tray
EU restricts the use of certain hazardous substances Compliant Compliant
ECCN (US) EAR99 EAR99
Part Status Active Active
Type Clock Multiplexer Clock Multiplexer
Fanout 1:22 1:22
Number of Outputs per Chip 22 22
Maximum Propagation Delay Time @ Maximum CL (ns) 1.3@3.135V to 3.465V 1.3@3.135V to 3.465V
Absolute Propagation Delay Time (ns) 1.7 1.7
Input Logic Level HSTL|LVPECL LVPECL|HSTL
Output Logic Level HSTL HSTL
Minimum Operating Supply Voltage (V) 3.15 3.15
Typical Operating Supply Voltage (V) 3.3 3.3
Maximum Operating Supply Voltage (V) 3.45 3.45
Maximum Quiescent Current (mA) 170 170
Minimum Operating Temperature (°C) -40 -40
Maximum Operating Temperature (°C) 85 85
Supplier Temperature Grade Industrial Industrial
Packaging Tape and Reel Tray
Supplier Package TQFP EP TQFP EP
Pin Count 64 64
Standard Package Name QFP QFP
Mounting Surface Mount Surface Mount
Package Height 1 1
Package Length 10 10
Package Width 10 10
PCB changed 64 64
Lead Shape Gull-wing Gull-wing
EEWORLD University Hall----Choosing the latest boost converter and Class D amplifier from Texas Instruments to significantly increase the battery life of the trolley speakers
Choose the latest boost converter and Class D amplifier from Texas Instruments to significantly increase the battery life of your trolley speakers : https://training.eeworld.com.cn/course/5500...
hi5 Power technology
A scammer called me today.
Today I received a call from a non-display number. I knew it was from an Internet phone. A southern accent came from the other end of the phone, and he called me by my name!   "Hello, Mr. Zhang!"   "W...
张无忌1987 Talking
Tutorial on compiling makefile
[size=4] What is makefile? Maybe many Windows programmers don't know this thing, because those Windows IDEs have done this work for you, but I think to be a good and professional programmer, you still...
Jacktang DSP and ARM Processors
MSP430--Low Power Mode
1.CPU structure: 16 registers R0-R15, 16-bit arithmetic logic unit ALU and an instruction control unit. 2. Registers R4-R15 are general registers and have no special functions. R0-R3 has special featu...
Aguilera Microcontroller MCU
VC and DDK
I use VC programming and need to use functions in DDK such as: CM_Enumerate_Classes(IN ULONG ulClassIndex,OUT LPGUID ClassGuid,IN ULONG ulFlags); I have added D:\WINDDK\3790.1830\INC\WXP in VC Tools->...
tclbbq Embedded System
LVDS transceiver problem,
I used the 2 pairs of I/O pins on the board as the LVDS transceiver (that is, self-transmitting and self-receiving), and used the 50MHZ on the board as the LVDS transceiver clock. However, there was a...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2780  552  935  477  1604  56  12  19  10  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号