5962-8852516XX datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> 5962-8852516XX

5962-8852516XX: DescriptionEEPROM, 32KX8, 150ns, Parallel, CMOS, CDIP28; Categorystorage storage; File Size660KB，25 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com

Download Datasheet Parametric View All

5962-8852516XX Overview

EEPROM, 32KX8, 150ns, Parallel, CMOS, CDIP28

5962-8852516XX Parametric

Parameter Name	Attribute value
Maker	Microchip
package instruction	DIP,
Reach Compliance Code	compliant
Maximum access time	150 ns
JESD-30 code	R-GDIP-T28
length	37.215 mm
memory density	262144 bit
Memory IC Type	EEPROM
memory width	8
Number of functions	1
Number of terminals	28
word count	32768 words
character code	32000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	32KX8
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Programming voltage	5 V
Certification status	Not Qualified
Filter level	MIL-STD-883 Class C
Maximum seat height	5.72 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	15.24 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Features

•

Fast Read Access Time – 150 ns

•

Automatic Page Write Operation

– Internal Address and Data Latches for 64 Bytes

– Internal Control Timer

Fast Write Cycle Times

– Page Write Cycle Time: 3 ms or 10 ms Maximum

– 1 to 64-byte Page Write Operation

Low Power Dissipation

– 50 mA Active Current

– 200 µA CMOS Standby Current

Hardware and Software Data Protection

DATA Polling for End of Write Detection

High Reliability CMOS Technology

– Endurance: 10

or 10

Cycles

– Data Retention: 10 Years

Single 5V

10% Supply

CMOS and TTL Compatible Inputs and Outputs

JEDEC Approved Byte-wide Pinout

Full Military and Industrial Temperature Ranges

Green (Pb/Halide-free) Packaging Option

•

256K (32K x 8)

Paged Parallel

EEPROM

AT28C256

•

1. Description

The AT28C256 is a high-performance electrically erasable and programmable read-

only memory. Its 256K of memory is organized as 32,768 words by 8 bits. Manufac-

tured with Atmel’s advanced nonvolatile CMOS technology, the device offers access

times to 150 ns with power dissipation of just 440 mW. When the device is deselected,

the CMOS standby current is less than 200 µA.

The AT28C256 is accessed like a Static RAM for the read or write cycle without the

need for external components. The device contains a 64-byte page register to allow

writing of up to 64 bytes simultaneously. During a write cycle, the addresses and 1 to

64 bytes of data are internally latched, freeing the address and data bus for other

operations. Following the initiation of a write cycle, the device will automatically write

the latched data using an internal control timer. The end of a write cycle can be

detected by DATA Polling of I/O7. Once the end of a write cycle has been detected a

new access for a read or write can begin.

Atmel’s AT28C256 has additional features to ensure high quality and manufacturabil-

ity. The device utilizes internal error correction for extended endurance and improved

data retention characteristics. An optional software data protection mechanism is

available to guard against inadvertent writes. The device also includes an extra

64 bytes of EEPROM for device identification or tracking.

0006M–PEEPR–12/09

AT28C256

3. Block Diagram

4. Device Operation

4.1

Read

The AT28C256 is accessed like a Static RAM. When CE and OE are low and WE is high, the

data stored at the memory location determined by the address pins is asserted on the outputs.

The outputs are put in the high impedance state when either CE or OE is high. This dual-line

control gives designers flexibility in preventing bus contention in their system.

4.2

Byte Write

A low pulse on the WE or CE input with CE or WE low (respectively) and OE high initiates a write

cycle. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is

latched by the first rising edge of CE or WE. Once a byte write has been started it will automati-

cally time itself to completion. Once a programming operation has been initiated and for the

duration of t

, a read operation will effectively be a polling operation.

4.3

Page Write

The page write operation of the AT28C256 allows 1 to 64 bytes of data to be written into the

device during a single internal programming period. A page write operation is initiated in the

same manner as a byte write; the first byte written can then be followed by 1 to 63 additional

bytes. Each successive byte must be written within 150 µs (t

BLC

) of the previous byte. If the t

BLC

limit is exceeded the AT28C256 will cease accepting data and commence the internal program-

ming operation. All bytes during a page write operation must reside on the same page as

defined by the state of the A6 - A14 inputs. For each WE high to low transition during the page

write operation, A6 - A14 must be the same.

The A0 to A5 inputs are used to specify which bytes within the page are to be written. The bytes

may be loaded in any order and may be altered within the same load period. Only bytes which

are specified for writing will be written; unnecessary cycling of other bytes within the page does

not occur.

4.4

DATA Polling

The AT28C256 features DATA Polling to indicate the end of a write cycle. During a byte or page

write cycle an attempted read of the last byte written will result in the complement of the written

data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all

outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write

cycle.

0006M–PEEPR–12/09

4.5

Toggle Bit

In addition to DATA Polling the AT28C256 provides another method for determining the end of a

write cycle. During the write operation, successive attempts to read data from the device will

result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop tog-

gling and valid data will be read. Reading the toggle bit may begin at any time during the write

cycle.

4.6

Data Protection

If precautions are not taken, inadvertent writes may occur during transitions of the host system

power supply. Atmel has incorporated both hardware and software features that will protect the

memory against inadvertent writes.

4.6.1

Hardware Protection

Hardware features protect against inadvertent writes to the AT28C256 in the following ways: (a)

sense – if V

is below 3.8V (typical) the write function is inhibited; (b) V

power-on delay –

once V

has reached 3.8V the device will automatically time out 5 ms (typical) before allowing

a write; (c) write inhibit – holding any one of OE low, CE high or WE high inhibits write cycles;

and (d) noise filter – pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a

write cycle.

Software Data Protection

A software controlled data protection feature has been implemented on the AT28C256. When

enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature

may be enabled or disabled by the user; the AT28C256 is shipped from Atmel with SDP

disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific

bytes of data are written to three specific addresses (refer to “Software Data Protection” algo-

rithm). After writing the 3-byte command sequence and after t

the entire AT28C256 will be

protected against inadvertent write operations. It should be noted, that once protected the host

may still perform a byte or page write to the AT28C256. This is done by preceding the data to be

written by the same 3-byte command sequence used to enable SDP.

Once set, SDP will remain active unless the disable command sequence is issued. Power transi-

tions do not disable SDP and SDP will protect the AT28C256 during power-up and power-down

conditions. All command sequences must conform to the page write timing specifications. The

data in the enable and disable command sequences is not written to the device and the memory

addresses used in the sequence may be written with data in either a byte or page write

operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will

start the internal write timers. No data will be written to the device; however, for the duration of

, read operations will effectively be polling operations.

4.6.2

4.7

Device Identification

An extra 64 bytes of EEPROM memory are available to the user for device identification. By rais-

ing A9 to 12V

0.5V and using address locations 7FC0H to 7FFFH the additional bytes may be

written to or read from in the same manner as the regular memory array.

4.8

Optional Chip Erase Mode

The entire device can be erased using a 6-byte software code. Please see “Software Chip

Erase” application note for details.

AT28C256

0006M–PEEPR–12/09

Recommended Resources

voltage rails and low quiescent current

A diesel engine thyristor voltage regulating circuit diagram

Textile warping machine main motor control circuit

Multifunctional conductivity tester circuit

Wideband Differential Input-Differential Output Amplifier Circuit

Impedance matching in circuits: How is impedance matching determined in a circuit? When I looked at some circuits, they said that the impedance matching resistor is 50Ω, and some are 75Ω. I looked up information online, but I still ...; 光芒。 Analog electronics

Calculating time problem: A delay function: void delay_8us(unsigned int us) { while(--us); } Generate assembly C:0x0023 7FF4 MOV R7,#0xF4 C:0x0025 7E01 MOV R6,#0x01 C:0x0027 12003F LCALL delay_8us(C:003F) C:0x003F EF MOV A,R7 ...; zhpuffin Embedded System

How to view the “state advances and private sector retreats” in employment: The national civil service examination was held on November 29th. A total of 1.04 million people competed for 15,000 positions, setting a new record and becoming the country's top exam. Since the fina...; lydqsc Talking about work

EEWORLD University ---- PLC Solution Introduction: PLC solution introduction : https://training.eeworld.com.cn/course/178...; dongcuipin Talking

Serial port data bits: Why can the serial port debugging assistant work normally when I set the data bits to 8 and 7 and the end bits to 1 and 2?...; tankli01 Embedded System

ADI products + Linear products, wireless current detection circuit: [align=left][font=宋体]Do you understand the previous reference circuits? →[/font][url=https://ezchina.analog.com/thread/16745][font=宋体]Ultra-high-precision programmable voltage source using[/font]ADI/L...; 莉莉 Analog electronics

Design of CATV-based intelligent campus broadcasting/examination system

Traditional broadcasting systems generally need to be operated manually at a fixed time, and can only realize one-way broadcasting with few functions. Traditional bell ringing equipment has a singl...[Details]
Development of Multi-core Cable Tester

1 Introduction A wide variety of communication cables and control cables are widely used in various instruments and control equipment. Whether the cable is well-conducted and whether th...[Details]
Homemade healthy and energy-saving water dispenser

1. Circuit composition The whole circuit consists of two parts: 1. Power saving control circuit As shown in the figure below. Including delay circuit and drive circuit. (1) Delay ci...[Details]
Research on parking guidance system based on ultrasonic detection

1. Introduction With the growth of parking demand, the scale of parking lots is becoming larger and larger. A lot of research has been done on intelligent parking lots in China, but most of th...[Details]
FlexRay? Application Solutions in Automotive Networks

Do you often have to add brake fluid to your car's brakes? The fact that you need to pump out the brake fluid to make sure there is no gas in the brake fluid line may not be done by the car owner h...[Details]
How Blackfin Convergent Processors Win with Scalability

Converged processors meet scalability requirements In current embedded system design, solutions based on MCU, DSP, FPGA and ASIC account for more than 90% of the market share. These solutions ...[Details]
VXIbus Test Design

introduction In the discharge process of tokamak plasma physics, the study of rupture and sawtooth is of great significance. Rupture and sawtooth exist in most tokamaks. Rupture is a notew...[Details]
TFT LCD driver design based on Blackfin processor

For a long time, due to the limitation of hardware conditions, the display devices of traditional small handheld devices such as PDA are usually monochrome LCD, and the user interface is very simpl...[Details]
High-side current sensor AD8205 and its application circuit design

AD8205 is a single-supply high-performance differential amplifier launched by Analog Devices of the United States . The typical single-supply voltage is 5V, and its common-mode volta...[Details]
Industry Research: $50 smartphone to be launched by the end of the year

MediaTek (2454) announced the acquisition of F-MStar (3697) and attracted the attention of IC design industry. This morning, Gartner Semiconductor Industry Research Director Hong Cenwei analyzed ...[Details]
High efficiency LED lighting design

General LED lighting has a current limiting resistor in the driving circuit, and the power consumed by the resistor has nothing to do with the LED light emission. In order to improve efficiency, a...[Details]
Component continuity and insulation resistance testing

Continuity test A variety of devices need to be checked for continuity, including cable assemblies, printed circuit boards, and connectors to ensure that these components have the expected contin...[Details]
How to make portable products produce spatial audio

hint: The number of speakers and their spacing limit the sound field of a portable stereo system. Spatial audio attempts to artificially recreate the experience of listening to sounds i...[Details]
Problems and Countermeasures in Programming of Serial Real-time Clock Chip DS1302

The serial interface real-time clock chip DS1302 launched by Dallas Company in the United States can trickle charge the backup battery of the clock chip. Due to the main features of the chip such a...[Details]
Application of T46R14 in cold cathode fluorescent lamp converter

Liquid crystal display (LCD) panels have a wide range of applications, from small portable electronic devices to large fixed devices, including digital cameras, laptops, personal data assistants, d...[Details]

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components