AT84CS001 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> logic> AT84CS001

AT84CS001: Description84 SERIES, 10 LINE TO 40 LINE MULTIPLEXER AND DEMUX/DECODER, TRUE OUTPUT, PBGA240; Categorysemiconductor logic; File Size89KB，8 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric Compare View All

AT84CS001 Overview

84 SERIES, 10 LINE TO 40 LINE MULTIPLEXER AND DEMUX/DECODER, TRUE OUTPUT, PBGA240

AT84CS001 Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	240
Maximum supply/operating voltage	3.45 V
Minimum supply/operating voltage	3.15 V
Rated supply voltage	3.3 V
Processing package description	EBGA-240
Lead-free	Yes
EU RoHS regulations	Yes
state	TRANSFERRED
packaging shape	SQUARE
Package Size	GRID array, low PROFILE
surface mount	Yes
Terminal form	BALL
Terminal spacing	1.27 mm
terminal coating	Nickel Palladium
Terminal location	BOTTOM
Packaging Materials	Plastic/Epoxy
series	84
Logic IC type	MUX AND DEMUX/DECODER
Number of inputs	10
Number of outputs	40
Output polarity	TRUE
propagation delay TPD	7.1 ns

Preview

Download Datasheet

View All

Features

•

High-speed ADC Family Companion Chip

Selectable 1:2 or 1:4 DMUX Ratio

Power Consumption: 2.6W

LVDS Compatible Differential Data and Clock Inputs (100Ω Terminated)

LVDS Compatible Differential Data and Data Ready Outputs

Staggered or Simultaneous Data Outputs

– 11

Bit = Ports A, B, C and D Clock in Staggered Mode

Selectable Active Edge for Input and Output Clocks:

– Only Rising: CLK and DR Mode

– Rising and Falling: CLK/2 and DR/2 Mode

Fine Tuning of Input Clock Path Delay

– Compensation of External Data and Clock Path Misalignment and Skews

– Once Tuned, Setting is Valid over Full Operating Frequency and Over Full

Specified Temperature Range

Additional 11

Bit (Example: for Out-of-range Bit)

Built-in Self Test (BIST)

Stand-alone Tunable Delay Cell

Power Supplies: V

CCD

= 3.3V (Digital), V

PLUSD

= 2.5V (Outputs)

Power Consumption Reduction Mode: 1.1W

EBGA240 Package

•

10-bit 1:2/4

2.2 GHz LVDS

DMUX

AT84CS001

Summary

Screening

•

Temperature Range:

– -40° C < T

; T

< 110° C (Industrial Grade)

Applications

This DMUX enables users to process high-speed output data streams from fast ana-

log-to-digital converters down to standard FPGA processor speed.

Description

The AT84CS001 is a monolithic high-speed demultiplexer, used to lower a 10-bit data

stream of up to 2.2 Gsps guaranteed rate by a selectable 4 or 2 ratio (a 1:8 ratio may

be achieved by interleaving two DMUXes).

The DMUX is a companion chip designed to fit perfectly with all of Atmel’s high-speed

ADCs and is capable of tracking the ADC’s output sampling rate over all operating fre-

quency and temperature ranges.

Thanks to its LVDS buffers, this DMUX can easily be interfaced with standard high-

speed FPGAs (100Ω differentially terminated).

The AT84CS001 has the same footprint as Atmel’s TS81102G0 DMUX, with a very

similar pinout. Minimum re-design efforts are required to use this low-power DMUX.

An application note “Replacing Atmel’s TS81102G0 DMUX with Atmel’s AT84CS001

LVDS DMUX” reference 5413, is available to assist in migrating from the TS81102G0

to the AT84CS001.

5402AS–BDC–11/04

This is a summary document. A complete document is not

available at this time. For more information, please contact

your local Atmel sales office.

Description

The AT84CS001 is a monolithic high-speed demultiplexer (DMUX) using high-speed

Atmel technology.

It enables the user to lower a 10-bit stream of 2.2 Gsps maximum by a factor of two or

four. One can obtain a 1:8 ratio by using two interleaved AT84CS001 devices. The max-

imum input data rate is 2.2 Gsps in both 1:2 and 1:4 ratios.

The AT84CS001 DMUX is capable of processing an 11-bit data flow. The additional

11th bit (IOR/IORN) may be connected for example to the out-of-range bit of a 10-bit

ADC.

The input and output clocks as well as the input and output data are LVDS-compatible.

Digital inputs are 100Ω differentially terminated on chip. Digital output buffers shall be

terminated by a 100Ω differential ASIC load.

The improved architecture of the DMUX facilitates interfacing with high-speed ADCs

operating at up to 2.2 Gsps. No tuning of the delay between the data and clock paths

should be necessary since the data and clock paths are internally matched over the fre-

quency and specified temperature range.

However, in the case of misalignment or skews between the external clock path and the

data path, a fine delay tuning cell has been provided. Tuning may be requested for rates

exceeding 2 GHz, where the data skews are more sensitive. This tunable delay cell is

integrated in serial with the clock input. The delay is controlled by means of the CLK-

DACTRL analog control input. The tunable delay ranges from -250 ps to 250 ps for

CLKDACTRL varying from V

CCD

/3 to (2 × V

CCD

)/3.

Two modes can be selected for the clock input (CLK and CLK/2) and the clock output

(DR and DR/2):

•

CLK and DR mode: only the rising edges of the input (CLK,CLKN) and output (DR,

DRN) clocks are active. The input (or output) clock rate remains the same as the

input or output data rate.

CLK/2 and DR/2 mode: both the rising and falling edges of the input (CLK,CLKN)

and output (DR, DRN) clocks are active. The input (or output) clock rate is half the

input or output data rate.

Staggered: even and odd bits are output with half a data period delay

Simultaneous: even and odd bits are output at the same time

•

The data outputs can be received at the DMUX output in two different modes:

•

The AT84CS001 DMUX is started by the ASYNCRST control input that acts as a master

asynchronous reset for the device. Once resetted, there is no loss of synchronization

over an indefinite time period, therefore no additional incoming synchronous reset signal

is required.

The power consumption of the AT84CS001 is 2.6W and can be reduced by approxi-

mately 60% of its nominal value by means of the SLEEP control input.

A standalone delay cell is provided. It features a typical 500 ps tuning range (± 250 ps

around the center value of DACTRL analog control input).

A Built-in Self Test (BIST) is implemented for rapid debugging of the DMUX.

Die junction temperature monitoring is possible by sensing the voltage drop across a

diode implemented close to the die’s hot point after forcing a 1 mA bias current.

The AT84CS001 DMUX is a companion chip designed to fit perfectly with all of Atmel’s

high-speed ADCs.

AT84CS001

5402AS–BDC–11/04

AT84CS001 Related Products

	AT84CS001	AT84XCS001TP	AT84CS001TP-EB	AT84CS001VTP
Description	84 SERIES, 10 LINE TO 40 LINE MULTIPLEXER AND DEMUX/DECODER, TRUE OUTPUT, PBGA240	84 SERIES, 10 LINE TO 40 LINE MULTIPLEXER AND DEMUX/DECODER, TRUE OUTPUT, PBGA240	84 SERIES, 10 LINE TO 40 LINE MULTIPLEXER AND DEMUX/DECODER, TRUE OUTPUT, PBGA240	84 SERIES, 10 LINE TO 40 LINE MULTIPLEXER AND DEMUX/DECODER, TRUE OUTPUT, PBGA240
Number of functions	1	1	1	1
Number of terminals	240	240	240	240
surface mount	Yes	YES	Yes	YES
Terminal form	BALL	BALL	BALL	BALL
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM
series	84	84	84	84
Output polarity	TRUE	TRUE	TRUE	TRUE

Recommended Resources

High-voltage BLDC motor driver IC product series, do you know?

Voltage controlled power supply second-order high-pass filter circuit

The process and phase relationship of the driving signal from t2 to t3 (240° to 360°)

Composite tube circuit limits the cold current of the bulb a

Low dropout three-terminal voltage regulator MC33269 circuit diagram

Computer motherboard circuit diagram 820 1_47

Learn "Prisoner's Song" again: The door for people to enter and exit was locked, the hole for the dog to crawl out was open, a voice shouted: - Climb out, you are free!...; dontium Talking

Notes on installing Ubuntu 9.10 on the hard disk using USB boot (without writing to MBR): I have installed a new Ubuntu 9.10 on the company's computer. I wrote down my installation process for future use and sharing! When I install Ubuntu, I usually don't write the boot program to the mast...; gina Embedded System

Is there anyone who has made a launchpad touch button? Can you help me see if this design is feasible?: I want to make a launchpad expansion board, and yesterday I suddenly came up with a touchpad design like this: I wonder if it is feasibleIn fact, the principle is the same as that of a 4*4 matrix keyb...; anqi90 Microcontroller MCU

Program compatibility issues with XP systems: Program compatibility issues on XP systems. This is a network game client, compiled with VC++2003. It was working fine before, but after an update, it started to have problems: it was working fine on ...; hjklhu Embedded System

Discussion on some issues regarding advertising posts for newly registered users: Let's take action!!! After the novice registers: 1. Set up a section similar to the "water version" specifically for advertising users to flood the forum (formulate corresponding rules, and those who ...; DIAG Suggestions & Announcements

PowerBox: Complete introduction of 12V power supply with voltage meter, terminal and emergency stop button :https://www.hackster.io/DerPandaHammer/power-in-a-box-f16849...; dcexpert DIY/Open Source Hardware

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components