EEWORLDEEWORLDEEWORLD

Part Number

Search

MC10117_02

Description
Dual 2-Wide 2-3-Input OR-AND/OR-AND Gate
File Size108KB,8 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Download Datasheet Compare View All

MC10117_02 Overview

Dual 2-Wide 2-3-Input OR-AND/OR-AND Gate

MC10117
Dual 2-Wide 2-3-Input
OR-AND/OR-AND Gate
T h e M C 1 0 11 7 i s a d u a l 2 – w i d e 2 – 3 – i n p u t
OR–AND/OR–AND–Invert gate. This general purpose logic element
is designed for use in data control, such as digital multiplexing or data
distribution. Pin 9 is common to both gates.
P
D
= 100 mW typ/pkg (No Load)
t
pd
= 2.3 ns typ
t
r
, t
f
= 2.2 ns typ (20%–80%)
LOGIC DIAGRAM
4
5
6
7
9
10
11
12
13
14
15
V
CC1
= PIN 1
V
CC2
= PIN 16
V
EE
= PIN 8
PLCC–20
FN SUFFIX
CASE 775
3
2
PDIP–16
P SUFFIX
CASE 648
1
1
10117
AWLYYWW
http://onsemi.com
MARKING
DIAGRAMS
16
CDIP–16
L SUFFIX
CASE 620
1
16
MC10117P
AWLYYWW
MC10117L
AWLYYWW
DIP
PIN ASSIGNMENT
V
CC1
A
OUT
A
OUT
A1
IN
A1
IN
A2
IN
A2
IN
V
EE
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC2
B
OUT
B
OUT
B1
IN
B1
IN
B2
IN
B2
IN
A2
IN
, B2
IN
MC10117P
A
WL
YY
WW
= Assembly Location
= Wafer Lot
= Year
= Work Week
ORDERING INFORMATION
Device
MC10117L
Package
CDIP–16
PDIP–16
PLCC–20
Shipping
25 Units / Rail
25 Units / Rail
46 Units / Rail
MC10117FN
Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18
of the ON Semiconductor MECL Data Book (DL122/D).
©
Semiconductor Components Industries, LLC, 2002
1
January, 2002 – Rev. 7
Publication Order Number:
MC10117/D

MC10117_02 Related Products

MC10117_02 MC10117L MC10117 MC10117P MC10117FN
Description Dual 2-Wide 2-3-Input OR-AND/OR-AND Gate Dual 2-Wide 2-3-Input OR-AND/OR-AND Gate Dual 2-Wide 2-3-Input OR-AND/OR-AND Gate Dual 2-Wide 2-3-Input OR-AND/OR-AND Gate Dual 2-Wide 2-3-Input OR-AND/OR-AND Gate
Parts packaging code - DIP - DIP QLCC
package instruction - CERAMIC, DIP-16 - PLASTIC, DIP-16 QCCJ, LDCC20,.4SQ
Contacts - 16 - 16 20
Reach Compliance Code - _compli - _compli compli
series - 10K - 10K 10K
JESD-30 code - R-GDIP-T16 - R-PDIP-T16 S-PQCC-J20
length - 19.49 mm - 19.175 mm 8.965 mm
Logic integrated circuit type - OR-AND/OR-AND-INVERT GATE - OR-AND/OR-AND-INVERT GATE OR-AND/OR-AND-INVERT GATE
Number of functions - 2 - 2 2
Number of entries - 5 - 5 5
Number of terminals - 16 - 16 20
Maximum operating temperature - 85 °C - 85 °C 85 °C
Minimum operating temperature - -30 °C - -30 °C -30 °C
Package body material - CERAMIC, GLASS-SEALED - PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code - DIP - DIP QCCJ
Encapsulate equivalent code - DIP16,.3 - DIP16,.3 LDCC20,.4SQ
Package shape - RECTANGULAR - RECTANGULAR SQUARE
Package form - IN-LINE - IN-LINE CHIP CARRIER
power supply - -5.2 V - -5.2 V -5.2 V
Maximum supply current (ICC) - 29 mA - 29 mA 29 mA
Prop。Delay @ Nom-Su - 3.8 ns - 3.8 ns 3.8 ns
propagation delay (tpd) - 3.4 ns - 3.4 ns 3.4 ns
Certification status - Not Qualified - Not Qualified Not Qualified
Schmitt trigger - NO - NO NO
Maximum seat height - 5.08 mm - 4.44 mm 4.57 mm
surface mount - NO - NO YES
technology - ECL - ECL ECL
Temperature level - OTHER - OTHER OTHER
Terminal form - THROUGH-HOLE - THROUGH-HOLE J BEND
Terminal pitch - 2.54 mm - 2.54 mm 1.27 mm
Terminal location - DUAL - DUAL QUAD
width - 7.62 mm - 7.62 mm 8.965 mm
Is there a good way to encrypt the system disk?
I want to make a software to encrypt the system disk, using a driver or some other method. Does anyone have any good suggestions?...
fengyeshu Embedded System
Here comes another one: A smart watch strap that can answer calls with your fingers. Foreigners are really good at playing with it~
To introduce SGNL in a simple sentence, you can make calls directly with your fingers. This SGNL smart watch strap was developed by Innomdle Lab, one of the five companies spun off from Samsung C-Lab....
bootloader RF/Wirelessly
【Graduation Project】Design of electronic piano based on single chip microcomputer
Design of electronic piano based on single chip microcomputer...
wy229608 MCU
The pitfalls of HC32L110 series burning
The following is mentioned in the Rev2.5 (new) version of the HuaDa HC32L110 series data sheet:1. It is actually tested that the old version cannot be programmed with UART and CCID through the P31 and...
白虎姐 Domestic Chip Exchange
Learning simulation + "Operational Amplifier Noise Optimization Handbook" reading notes 4
[i=s] This post was last edited by dontium on 2015-1-23 11:22 [/i]A zero-drift op amp is an op amp that can periodically self-calibrate offset error, offset drift error, and low-frequency noise error....
machinnneee Analogue and Mixed Signal
CCBN2011 News and Photos
March is the month of the surge of the three-network integration and 3D high-definition smart TV craze. First of all, let me make it clear that my main business is to promote the large-screen matrix s...
jameswangsynnex Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 816  685  760  93  203  17  14  16  2  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号