EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

74FCT374ADCQR

Description
74FCT374ADCQR
Categorylogic   
File Size395KB,8 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric Compare

74FCT374ADCQR Overview

74FCT374ADCQR

74FCT374ADCQR Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerTexas Instruments
package instructionDIP, DIP20,.3
Reach Compliance Codeunknown
JESD-30 codeR-XDIP-T20
JESD-609 codee0
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
MaximumI(ol)0.048 A
Number of functions8
Number of terminals20
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Package body materialCERAMIC
encapsulated codeDIP
Encapsulate equivalent codeDIP20,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
Prop。Delay @ Nom-Sup6.5 ns
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Trigger typePOSITIVE EDGE
Base Number Matches1

74FCT374ADCQR Related Products

74FCT374ADCQR 54FCT374LMQR 54FCT374DMQR 54FCT374FMQR 54FCT374ADMQR 54FCT374AFMQR 54FCT374ALMQR 74FCT374DCQR
Description 74FCT374ADCQR IC,FLIP-FLOP,OCTAL,D TYPE,FCT/PCT-CMOS,LLCC,20PIN,CERAMIC IC,FLIP-FLOP,OCTAL,D TYPE,FCT/PCT-CMOS,DIP,20PIN,CERAMIC IC,FLIP-FLOP,OCTAL,D TYPE,FCT/PCT-CMOS,FP,20PIN,CERAMIC 54FCT374ADMQR 54FCT374AFMQR 54FCT374ALMQR 74FCT374DCQR
package instruction DIP, DIP20,.3 QCCN, LCC20,.35SQ DIP, DIP20,.3 DFP, FL20,.3 DIP, DIP20,.3 DFP, FL20,.3 QCCN, LCC20,.35SQ DIP, DIP20,.3
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown
JESD-30 code R-XDIP-T20 S-XQCC-N20 R-XDIP-T20 R-XDFP-F20 R-XDIP-T20 R-XDFP-F20 S-XQCC-N20 R-XDIP-T20
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP
MaximumI(ol) 0.048 A 0.032 A 0.032 A 0.032 A 0.032 A 0.032 A 0.032 A 0.048 A
Number of functions 8 8 8 8 8 8 8 8
Number of terminals 20 20 20 20 20 20 20 20
Maximum operating temperature 70 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 70 °C
Minimum operating temperature - -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material CERAMIC CERAMIC CERAMIC CERAMIC CERAMIC CERAMIC CERAMIC CERAMIC
encapsulated code DIP QCCN DIP DFP DIP DFP QCCN DIP
Encapsulate equivalent code DIP20,.3 LCC20,.35SQ DIP20,.3 FL20,.3 DIP20,.3 FL20,.3 LCC20,.35SQ DIP20,.3
Package shape RECTANGULAR SQUARE RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR SQUARE RECTANGULAR
Package form IN-LINE CHIP CARRIER IN-LINE FLATPACK IN-LINE FLATPACK CHIP CARRIER IN-LINE
power supply 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO YES NO YES NO YES YES NO
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY COMMERCIAL
Terminal form THROUGH-HOLE NO LEAD THROUGH-HOLE FLAT THROUGH-HOLE FLAT NO LEAD THROUGH-HOLE
Terminal pitch 2.54 mm 1.27 mm 2.54 mm 1.27 mm 2.54 mm 1.27 mm 1.27 mm 2.54 mm
Terminal location DUAL QUAD DUAL DUAL DUAL DUAL QUAD DUAL
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
Is it Rohs certified? incompatible - - - incompatible incompatible incompatible incompatible
Maker Texas Instruments - - - Texas Instruments Texas Instruments Texas Instruments Texas Instruments
JESD-609 code e0 - - - e0 e0 e0 e0
Prop。Delay @ Nom-Sup 6.5 ns 11 ns 11 ns 11 ns - - - 10 ns
Terminal surface Tin/Lead (Sn/Pb) - - - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Base Number Matches 1 1 1 1 1 1 1 -
Discussion about timescale in Verilog
There is no default timescale in Verilog . A Verilog module without a specified timescale may mistakenly inherit the invalid timescale parameters of the previously compiled module. Therefore, the Veri...
eeleader FPGA/CPLD
ULN2004AN.pdf
[i=s]This post was last edited by paulhyde on 2014-9-15 09:18[/i]...
cheng_bao1 Electronics Design Contest
[Question] Some programs fail to run after powering on STM32F103RCT6
I used the F103 chip to collect the keyboard SPI interface, and used serial port 1 to assist in printing debugging information. Boot0/1 are both 0 levels, and both start the code from Flash.I found th...
kpbearmo stm32/stm8
What are the problems encountered when using the AT commands of the BenQ M23 GPRS module?
I use the M23 built-in TCP/IP protocol stack to access the target service directly through the following steps: AT+CGDCONT=1,"IP","cmnet" OKAT%CGPCO=1,"PAP,,",1 OKAT$NOSLEEP=1 OKAT$DESTINFO="xxx.xxx.x...
juhao0122 Embedded System
MCU music program
[b][font=宋体][size=16pt]Single-chip microcomputer music program[/size][/font][/b]...
liuyanliuyan MCU
Problems I encountered in learning LM3S8962
1.LM3S8962 2.Keil development environment 3.TI evaluation board 4. Crystal oscillator frequency: The default frequency of the system after power-on is 5. The questions are as follows:1) In the CMSIS_L...
hhxianzi Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2132  2747  706  371  906  43  56  15  8  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号