MC68030RC25C datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> MC68030RC25C

MC68030RC25C: DescriptionMicroprocessors - MPU 32B ON-CHIP CACHE MMU; CategoryThe embedded processor and controller Microcontrollers and processors; File Size520KB，36 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

MC68030RC25C Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	MC68030RC25C	-	-	View	Buy Now

MC68030RC25C Overview

Microprocessors - MPU 32B ON-CHIP CACHE MMU

MC68030RC25C Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	PGA
package instruction	LEAD FREE, PGA-128
Contacts	128
Reach Compliance Code	unknown
ECCN code	EAR99
Address bus width	32
bit size	32
boundary scan	NO
maximum clock frequency	25 MHz
External data bus width	32
Format	FIXED POINT
Integrated cache	YES
JESD-30 code	S-CPGA-P128
length	34.545 mm
low power mode	NO
Number of terminals	128
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA
Encapsulate equivalent code	PGA128,13X13
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum seat height	4.7 mm
speed	25 MHz
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	NO
technology	HCMOS
Temperature level	COMMERCIAL
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED
width	34.545 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR

Preview

Download Datasheet

View All

Freescale Semiconductor, Inc.

MOTOROLA

Order this document

by MC68EC030/D

SEMICONDUCTOR

TECHNICAL DATA

MC68EC030

Technical Summary

Second-Generation 32-Bit Enhanced Embedded

Controller

The MC68EC030 is a 32-bit embedded controller that streamlines the functionality of an MC68030 for

the requirements of embedded control applications. The MC68EC030 is optimized to maintain

performance while using cost-effective memory subsystems. The rich instruction set and addressing

mode capabilities of the MC68020, MC68030, and MC68040 have been maintained, allowing a clear

migration path for M68000 systems. The main features of the MC68EC030 are as follows:

•

Object-Code Compatible with the MC68020, MC68030, and Earlier M68000 Microprocessors

Burst-Mode Bus Interface for Efficient DRAM Access

On-Chip Data Cache (256 Bytes) and On-Chip Instruction Cache (256 Byte)

Dynamic Bus Sizing for Direct Interface to 8-, 16-, and 32-Bit Devices

25- and 40-MHz Operating Frequency (up to 9.2 MIPS)

Advanced Plastic Pin Grid Array Packaging for Through-Hole Applications

Freescale Semiconductor, Inc...

Additional features of the MC68EC030 include:

•

Complete 32-Bit Nonmultiplexed Address and Data Buses

Sixteen 32-Bit General-Purpose Data and Address Registers

Two 32-Bit Supervisor Stack Pointers and Eight Special-Purpose Control Registers

Two Access Control Registers Allow Blocks To Be Defined for Cacheability Protection

Pipelined Architecture with Increased Parallelism Allows:

– Internal Caches Accesses in Parallel with Bus Transfers

– Overlapped Instruction Execution

Enhanced Bus Controller Supports Asynchronous Bus Cycles (three clocks minimum),

Synchronous Bus Cycle (two clocks minimum), and Burst Data Transfers (one clock)

Complete Support for Coprocessors with the M68000 Coprocessor Interface

Internal Status Indication for Hardware Emulation Support

4-Gbyte Direct Addressing Range

Implemented in Motorola's HCMOS Technology That Allows CMOS and HMOS (High-Density

NMOS) Gates To Be Combined for Maximum Speed, Low Power, and Small Die Size

•

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

©MOTOROLA INC., 1991

For More Information On This Product,

Go to: www.freescale.com

µ MOTOROLA

Rev. 1

Freescale Semiconductor, Inc.

INTRODUCTION

The MC68EC030 is an integrated controller that incorporates the capabilities of the MC68030 integer

unit, a data cache, an instruction cache, an access control unit (ACU), and an improved bus controller on

one VLSI device. It maintains the 32-bit registers available with the entire M68000 Family as well as the

32-bit address and data paths, rich instruction set, versatile addressing modes, and flexible coprocessor

interface provided with the MC68020 and MC68030. In addition, the internal operations of this integrated

controller are designed to operate in parallel, allowing instruction execution to proceed in parallel with

accesses to the internal caches and the bus controller.

The MC68EC030 fully supports the nonmultiplexed asynchronous bus of the MC68020 and MC68030

as well as the dynamic bus sizing mechanism that allows the controller to transfer operands to or from

external devices while automatically determining device port size on a cycle-by-cycle basis. In addition to

the asynchronous bus, the MC68EC030 also supports the fast synchronous bus of the MC68030 for off-

chip caches and fast memories. Like the MC68030, the MC68EC030 bus is capable of fetching up to four

long words of data in a burst mode compatible with DRAM chips that have burst capability. Burst mode can

reduce (up to 50 percent) the time necessary to fetch the four long words. The four long words are used

to prefill the on-chip instruction and data caches so that the hit ratio of the caches is improved and the

average access time for operand fetches is minimized.

The MC68EC030 is specifically designed to sustain high performance while using low-cost (DRAM)

memory subsystems. Coupled with the MC88916 clock generation and distribution circuit, the

MC68EC030 provides simple interface to lower speed memory subsystems. The MC88916 (see Figure

1) provides the precise clock signals required to efficiently control memory subsystems, eliminating

system design constraints due to clock generation and distribution.

CONTROLLER

CLOCK (40 MHz)

Freescale Semiconductor, Inc...

20 MHz

OSC.

MC88916

MC68EC030

(40 MHz)

BUS CLOCK

(20 MHz)

BUS CLOCK

(40 MHz)

BUS CLOCK

(80 MHz)

Figure 1.

MC68EC030 Clock Circuitry

The block diagram shown in Figure 2 depicts the major sections of the MC68EC030 and illustrates the

autonomous nature of these blocks. The bus controller consists of the address and data pads, the

multiplexers required to support dynamic bus sizing, and a microbus controller that schedules the bus

cycles on the basis of priority. The micromachine contains the execution unit and all related control logic.

Microcode control is provided by a modified two-level store of microROM and nanoROM contained in the

micromachine. Programmed logic arrays (PLAs) are used to provide instruction decode and sequencing

MC68EC030 TECHNICAL DATA

For More Information On This Product,

Go to: www.freescale.com

MOTOROLA

MC68030RC25C Related Products

	MC68030RC25C	MC68030RC33C	MC68030CRC25C	MC68EC030FE25C	MC68030RC50C	MC68030RC20C	MC68EC030CFE25C	MC68030FE33C	MC68030CRC33C
Description	Microprocessors - MPU 32B ON-CHIP CACHE MMU	Microprocessors - MPU 32B ON-CHIP CACHE MMU	Microprocessors - MPU 32B ON-CHIP CACHE MMU	Microprocessors - MPU 32B ON-CHIP CACHE	Microprocessors - MPU 32B ON-CHIP CACHE MMU	Microprocessors - MPU 32B ON-CHIP CACHE MMU	Microprocessors - MPU 32B ON-CHIP CACHE	Microprocessors - MPU 32B ON-CHIP CACHE MMU	Microprocessors - MPU 32B ON-CHIP CACHE MMU
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Parts packaging code	PGA	PGA	PGA	QFP	PGA	PGA	QFP	QFP	PGA
package instruction	LEAD FREE, PGA-128	LEAD FREE, PGA-128	LEAD FREE, PGA-128	QFP,	LEAD FREE, PGA-128	LEAD FREE, PGA-128	QFP,	QFP, QFP132,1.2SQ	LEAD FREE, PGA-128
Contacts	128	128	128	132	128	128	132	132	128
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	3A991	EAR99
Address bus width	32	32	32	32	32	32	32	32	32
bit size	32	32	32	32	32	32	32	32	32
boundary scan	NO	NO	NO	NO	NO	NO	NO	NO	NO
maximum clock frequency	25 MHz	33 MHz	25 MHz	25 MHz	50 MHz	20 MHz	25 MHz	33 MHz	33 MHz
External data bus width	32	32	32	32	32	32	32	32	32
Format	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT
Integrated cache	YES	YES	YES	YES	YES	YES	YES	YES	YES
JESD-30 code	S-CPGA-P128	S-CPGA-P128	S-CPGA-P128	S-CQFP-G132	S-CPGA-P128	S-CPGA-P128	S-CQFP-G132	S-CQFP-G132	S-CPGA-P128
length	34.545 mm	34.545 mm	34.545 mm	24.13 mm	34.545 mm	34.545 mm	24.13 mm	24.13 mm	34.545 mm
low power mode	NO	NO	NO	NO	NO	NO	NO	NO	NO
Number of terminals	128	128	128	132	128	128	132	132	128
Maximum operating temperature	70 °C	70 °C	85 °C	70 °C	70 °C	70 °C	85 °C	70 °C	85 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA	PGA	PGA	QFP	PGA	PGA	QFP	QFP	PGA
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY	GRID ARRAY	GRID ARRAY	FLATPACK	GRID ARRAY	GRID ARRAY	FLATPACK	FLATPACK	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	260	NOT SPECIFIED	NOT SPECIFIED	260	260	NOT SPECIFIED
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.7 mm	4.7 mm	4.7 mm	3.175 mm	4.7 mm	4.7 mm	3.175 mm	3.175 mm	4.7 mm
speed	25 MHz	33 MHz	25 MHz	25 MHz	50 MHz	20 MHz	25 MHz	33 MHz	33 MHz
Maximum supply voltage	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	NO	YES	NO	NO	YES	YES	NO
technology	HCMOS	HCMOS	HCMOS	HCMOS	HCMOS	HCMOS	HCMOS	HCMOS	HCMOS
Temperature level	COMMERCIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL
Terminal form	PIN/PEG	PIN/PEG	PIN/PEG	GULL WING	PIN/PEG	PIN/PEG	GULL WING	GULL WING	PIN/PEG
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	0.635 mm	2.54 mm	2.54 mm	0.635 mm	0.635 mm	2.54 mm
Terminal location	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	QUAD	PERPENDICULAR	PERPENDICULAR	QUAD	QUAD	PERPENDICULAR
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	40	NOT SPECIFIED	NOT SPECIFIED	40	40	NOT SPECIFIED
width	34.545 mm	34.545 mm	34.545 mm	24.13 mm	34.545 mm	34.545 mm	24.13 mm	24.13 mm	34.545 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR
Maker	NXP	-	NXP	NXP	NXP	-	NXP	NXP	NXP

Recommended Resources

A STM32F103F103 and resistive touch screen interface circuit diagram

Overflow alarm or temperature monitor circuit diagram

Digital-to-time conversion circuit

M62213FP some terminal connection circuit diagram c

Glutamate electrode measurement system

LED slow charging circuit

About Embedded Video Surveillance: The laboratory wants to do something related to this direction, and has checked some basic solutions: 1. Develop based on DSP. Now the more commonly used ones are BF533, TMs320DM642, etc. 2. Only use ...; lijunjie307 Robotics Development

Seek advice from experts: Can you give an example to illustrate the effect of state allocation on the complexity and speed of the state machine circuit? ? ? [[i] This post was last edited by leomeng on 2010-10-26 15:31 [/i]]...; leomeng FPGA/CPLD

Looking for VxWorks tutorial: I want to get into the VxWorks field. Can anyone give me some introductory information? Thank you very much! Email: siuhuali@163.com I don’t have many points, sorry!...; 筱凡天下 Real-time operating system RTOS

Mid-Autumn Chip Coins can be exchanged for mooncakes!: [font=微软雅黑][size=4][color=#8b0000][b]September 24th is the Mid-Autumn Festival, I wish you all a happy Mid-Autumn Festival in advance! [/b][/color][/size][/font] [font=微软雅黑][size=4]The Mid-Autumn Fest...; eric_wang Talking

Is MOV an assembly instruction? The book I am reading now is called 51 Single-Chip Microcomputer C Language Application Development Trinity Practical Explanation. . .: Is MOV an assembly instruction? The book I am reading now is called 51 Single-Chip Microcomputer C Language Application Development Trinity Practical Explanation. . ....; QWE4562009 51mcu

How to read circuit diagrams.pdf: How to read circuit diagrams.pdf...; zxopenljx FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components