MC68EC030CFE25C datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> MC68EC030CFE25C

MC68EC030CFE25C: DescriptionMicroprocessors - MPU 32B ON-CHIP CACHE; CategoryThe embedded processor and controller Microcontrollers and processors; File Size520KB，36 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

MC68EC030CFE25C Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	MC68EC030CFE25C	-	-	View	Buy Now

MC68EC030CFE25C Overview

Microprocessors - MPU 32B ON-CHIP CACHE

MC68EC030CFE25C Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	QFP
package instruction	QFP,
Contacts	132
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	DYNAMIC BUS SIZING;UPTO 9.2 MIPS
Address bus width	32
bit size	32
boundary scan	NO
maximum clock frequency	25 MHz
External data bus width	32
Format	FIXED POINT
Integrated cache	YES
JESD-30 code	S-CQFP-G132
JESD-609 code	e3
length	24.13 mm
low power mode	NO
Humidity sensitivity level	1
Number of terminals	132
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFP
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	3.175 mm
speed	25 MHz
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES
technology	HCMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	40
width	24.13 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR

Preview

Download Datasheet

View All

Freescale Semiconductor, Inc.

MOTOROLA

Order this document

by MC68EC030/D

SEMICONDUCTOR

TECHNICAL DATA

MC68EC030

Technical Summary

Second-Generation 32-Bit Enhanced Embedded

Controller

The MC68EC030 is a 32-bit embedded controller that streamlines the functionality of an MC68030 for

the requirements of embedded control applications. The MC68EC030 is optimized to maintain

performance while using cost-effective memory subsystems. The rich instruction set and addressing

mode capabilities of the MC68020, MC68030, and MC68040 have been maintained, allowing a clear

migration path for M68000 systems. The main features of the MC68EC030 are as follows:

•

Object-Code Compatible with the MC68020, MC68030, and Earlier M68000 Microprocessors

Burst-Mode Bus Interface for Efficient DRAM Access

On-Chip Data Cache (256 Bytes) and On-Chip Instruction Cache (256 Byte)

Dynamic Bus Sizing for Direct Interface to 8-, 16-, and 32-Bit Devices

25- and 40-MHz Operating Frequency (up to 9.2 MIPS)

Advanced Plastic Pin Grid Array Packaging for Through-Hole Applications

Freescale Semiconductor, Inc...

Additional features of the MC68EC030 include:

•

Complete 32-Bit Nonmultiplexed Address and Data Buses

Sixteen 32-Bit General-Purpose Data and Address Registers

Two 32-Bit Supervisor Stack Pointers and Eight Special-Purpose Control Registers

Two Access Control Registers Allow Blocks To Be Defined for Cacheability Protection

Pipelined Architecture with Increased Parallelism Allows:

– Internal Caches Accesses in Parallel with Bus Transfers

– Overlapped Instruction Execution

Enhanced Bus Controller Supports Asynchronous Bus Cycles (three clocks minimum),

Synchronous Bus Cycle (two clocks minimum), and Burst Data Transfers (one clock)

Complete Support for Coprocessors with the M68000 Coprocessor Interface

Internal Status Indication for Hardware Emulation Support

4-Gbyte Direct Addressing Range

Implemented in Motorola's HCMOS Technology That Allows CMOS and HMOS (High-Density

NMOS) Gates To Be Combined for Maximum Speed, Low Power, and Small Die Size

•

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

©MOTOROLA INC., 1991

For More Information On This Product,

Go to: www.freescale.com

µ MOTOROLA

Rev. 1

Freescale Semiconductor, Inc.

INTRODUCTION

The MC68EC030 is an integrated controller that incorporates the capabilities of the MC68030 integer

unit, a data cache, an instruction cache, an access control unit (ACU), and an improved bus controller on

one VLSI device. It maintains the 32-bit registers available with the entire M68000 Family as well as the

32-bit address and data paths, rich instruction set, versatile addressing modes, and flexible coprocessor

interface provided with the MC68020 and MC68030. In addition, the internal operations of this integrated

controller are designed to operate in parallel, allowing instruction execution to proceed in parallel with

accesses to the internal caches and the bus controller.

The MC68EC030 fully supports the nonmultiplexed asynchronous bus of the MC68020 and MC68030

as well as the dynamic bus sizing mechanism that allows the controller to transfer operands to or from

external devices while automatically determining device port size on a cycle-by-cycle basis. In addition to

the asynchronous bus, the MC68EC030 also supports the fast synchronous bus of the MC68030 for off-

chip caches and fast memories. Like the MC68030, the MC68EC030 bus is capable of fetching up to four

long words of data in a burst mode compatible with DRAM chips that have burst capability. Burst mode can

reduce (up to 50 percent) the time necessary to fetch the four long words. The four long words are used

to prefill the on-chip instruction and data caches so that the hit ratio of the caches is improved and the

average access time for operand fetches is minimized.

The MC68EC030 is specifically designed to sustain high performance while using low-cost (DRAM)

memory subsystems. Coupled with the MC88916 clock generation and distribution circuit, the

MC68EC030 provides simple interface to lower speed memory subsystems. The MC88916 (see Figure

1) provides the precise clock signals required to efficiently control memory subsystems, eliminating

system design constraints due to clock generation and distribution.

CONTROLLER

CLOCK (40 MHz)

Freescale Semiconductor, Inc...

20 MHz

OSC.

MC88916

MC68EC030

(40 MHz)

BUS CLOCK

(20 MHz)

BUS CLOCK

(40 MHz)

BUS CLOCK

(80 MHz)

Figure 1.

MC68EC030 Clock Circuitry

The block diagram shown in Figure 2 depicts the major sections of the MC68EC030 and illustrates the

autonomous nature of these blocks. The bus controller consists of the address and data pads, the

multiplexers required to support dynamic bus sizing, and a microbus controller that schedules the bus

cycles on the basis of priority. The micromachine contains the execution unit and all related control logic.

Microcode control is provided by a modified two-level store of microROM and nanoROM contained in the

micromachine. Programmed logic arrays (PLAs) are used to provide instruction decode and sequencing

MC68EC030 TECHNICAL DATA

For More Information On This Product,

Go to: www.freescale.com

MOTOROLA

MC68EC030CFE25C Related Products

	MC68EC030CFE25C	MC68030RC33C	MC68030CRC25C	MC68030RC25C	MC68EC030FE25C	MC68030RC50C	MC68030RC20C	MC68030FE33C	MC68030CRC33C
Description	Microprocessors - MPU 32B ON-CHIP CACHE	Microprocessors - MPU 32B ON-CHIP CACHE MMU	Microprocessors - MPU 32B ON-CHIP CACHE MMU	Microprocessors - MPU 32B ON-CHIP CACHE MMU	Microprocessors - MPU 32B ON-CHIP CACHE	Microprocessors - MPU 32B ON-CHIP CACHE MMU	Microprocessors - MPU 32B ON-CHIP CACHE MMU	Microprocessors - MPU 32B ON-CHIP CACHE MMU	Microprocessors - MPU 32B ON-CHIP CACHE MMU
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Parts packaging code	QFP	PGA	PGA	PGA	QFP	PGA	PGA	QFP	PGA
package instruction	QFP,	LEAD FREE, PGA-128	LEAD FREE, PGA-128	LEAD FREE, PGA-128	QFP,	LEAD FREE, PGA-128	LEAD FREE, PGA-128	QFP, QFP132,1.2SQ	LEAD FREE, PGA-128
Contacts	132	128	128	128	132	128	128	132	128
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown	unknown
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	3A991	EAR99
Address bus width	32	32	32	32	32	32	32	32	32
bit size	32	32	32	32	32	32	32	32	32
boundary scan	NO	NO	NO	NO	NO	NO	NO	NO	NO
maximum clock frequency	25 MHz	33 MHz	25 MHz	25 MHz	25 MHz	50 MHz	20 MHz	33 MHz	33 MHz
External data bus width	32	32	32	32	32	32	32	32	32
Format	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT	FIXED POINT
Integrated cache	YES	YES	YES	YES	YES	YES	YES	YES	YES
JESD-30 code	S-CQFP-G132	S-CPGA-P128	S-CPGA-P128	S-CPGA-P128	S-CQFP-G132	S-CPGA-P128	S-CPGA-P128	S-CQFP-G132	S-CPGA-P128
length	24.13 mm	34.545 mm	34.545 mm	34.545 mm	24.13 mm	34.545 mm	34.545 mm	24.13 mm	34.545 mm
low power mode	NO	NO	NO	NO	NO	NO	NO	NO	NO
Number of terminals	132	128	128	128	132	128	128	132	128
Maximum operating temperature	85 °C	70 °C	85 °C	70 °C	70 °C	70 °C	70 °C	70 °C	85 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFP	PGA	PGA	PGA	QFP	PGA	PGA	QFP	PGA
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	FLATPACK	GRID ARRAY	GRID ARRAY	GRID ARRAY	FLATPACK	GRID ARRAY	GRID ARRAY	FLATPACK	GRID ARRAY
Peak Reflow Temperature (Celsius)	260	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	260	NOT SPECIFIED	NOT SPECIFIED	260	NOT SPECIFIED
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	3.175 mm	4.7 mm	4.7 mm	4.7 mm	3.175 mm	4.7 mm	4.7 mm	3.175 mm	4.7 mm
speed	25 MHz	33 MHz	25 MHz	25 MHz	25 MHz	50 MHz	20 MHz	33 MHz	33 MHz
Maximum supply voltage	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	NO	NO	YES	NO	NO	YES	NO
technology	HCMOS	HCMOS	HCMOS	HCMOS	HCMOS	HCMOS	HCMOS	HCMOS	HCMOS
Temperature level	INDUSTRIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL
Terminal form	GULL WING	PIN/PEG	PIN/PEG	PIN/PEG	GULL WING	PIN/PEG	PIN/PEG	GULL WING	PIN/PEG
Terminal pitch	0.635 mm	2.54 mm	2.54 mm	2.54 mm	0.635 mm	2.54 mm	2.54 mm	0.635 mm	2.54 mm
Terminal location	QUAD	PERPENDICULAR	PERPENDICULAR	PERPENDICULAR	QUAD	PERPENDICULAR	PERPENDICULAR	QUAD	PERPENDICULAR
Maximum time at peak reflow temperature	40	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	40	NOT SPECIFIED	NOT SPECIFIED	40	NOT SPECIFIED
width	24.13 mm	34.545 mm	34.545 mm	34.545 mm	24.13 mm	34.545 mm	34.545 mm	24.13 mm	34.545 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR	MICROPROCESSOR
Maker	NXP	-	NXP	NXP	NXP	NXP	-	NXP	NXP

Recommended Resources

Working analysis of push-pull output

Isolation amplifier circuit diagram

Electronic quick-acting analgesic device circuit

Monostable photoresistor circuit with self-adjusting trigger level

CNC active filter circuit

Adjustable voltage control part circuit diagram

The crazy transformation story of a tomboy: DIY mini electric car for transportation!: The crazy transformation story of a female man, DIY mini electric car for transportation!...; wangfuchong Talking

Ask: Ask a multiple-choice question about counters: A 5-bit binary adding counter starts from the 00000 state. After 75 clock pulses, the state of this counter is: (A) 01011 (B) 01100 (C) 01010 (D) 00111 My understanding is to choose A, because the hig...; better0ne Analog electronics

EEWORLD University Hall ---- Zhou Gong Series Lectures —— CAXA Electronic Chart Example: Zhou Gong Lecture Series - CAXA Electronic Plate Example : https://training.eeworld.com.cn/course/67843...; EE大学堂 Embedded System

Discussion on CE interrupt mechanism and bare metal interrupt: Does the interrupt mechanism of CE have the concept of PC pointer jumping to interrupt vector and then entering interrupt service routine? I see that CE kernel function does not seem to have the conce...; fanfanme Embedded System

Automotive industry information technology investment enters a new growth stage: The report on the informatization of my country's automobile industry released recently shows that due to the decline in profits, the informatization investment in my country's automobile industry wil...; frozenviolet Automotive Electronics

1. I came across a good thing and I don’t forget to share it with you: Analysis of laptop batteries and energy-saving technology: [size=2] [color=black][b]Keep the power flowing[/b] - A detailed analysis of laptop batteries and energy-saving technologies[/color] [/size] [size=2] Different from desktop computers, the small intern...; 雪山飞狐 Power technology

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components