EEWORLDEEWORLDEEWORLD

Part Number

Search

ICS844252AG-04

Description
FEMTOCLOCKS⑩ CRYSTAL-TO-LVDS CLOCK GENERATOR
File Size156KB,12 Pages
ManufacturerICS ( IDT )
Websitehttp://www.icst.com
Download Datasheet Compare View All

ICS844252AG-04 Overview

FEMTOCLOCKS⑩ CRYSTAL-TO-LVDS CLOCK GENERATOR

PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS844252-04
F
EMTO
C
LOCKS
™ C
RYSTAL
-
TO
-
LVDS C
LOCK
G
ENERATOR
G
ENERAL
D
ESCRIPTION
The ICS844252-04 is a 10Gb/12Gb Ethernet
Clock Generator and a member of the
HiPerClockS™
HiPerClocks
TM
family of high perfor mance
devices from ICS. The ICS844252-04 can
synthesize 10 Gigabit Ethernet and 12 Gigabit
Ethernet with a 25MHz crystal. It can also generate SATA
and 10Gb Fibre Channel reference clock frequencies with
the appropriate choice of crystals. The ICS844252-04 has
excellent phase jitter performance and is packaged in a
small 16-pin TSSOP, making it ideal for use in systems with
limited board space.
F
EATURES
Two differential LVDS outputs
Crystal oscillator interface designed for
18pF parallel resonant crystals
Crystal input frequency range: 19.33MHz - 30MHz
Output frequency range: 145MHz - 187.5MHz
VCO frequency range: 580MHz - 750MHz
RMS phase jitter at 156.25MHz (1.875MHz - 20MHz):
0.36ps (typical)
3.3V operating supply
0°C to 70°C ambient operating temperature
Industrial temperature information available upon request
Available in both standard and lead-free compliant
packages
IC
S
C
ONFIGURATION
T
ABLE
Crystal Frequency
(MHz)
25
25
WITH
25MH
Z
C
RYSTAL
N Output Divide
4
4
Output Frequency
(MHz)
187.5
156.25
Application
12 Gigabit Ethernet
10 Gigabit Ethernet
Inputs
Feedback VCO Frequency
Divide
(MHz)
30
750
25
WITH
625
C
ONFIGURATION
T
ABLE
Crystal Frequency
(MHz)
20
21.25
24
25.5
30
S
ELECTABLE
C
RYSTALS
N Output Divide
4
4
4
4
4
Output Frequency
(MHz)
150
159.375
150
159.375
187.5
Application
SATA
10 Gigabit Fibre Channel
SATA
10 Gigabit Fibre Channel
12 Gigabit Ethernet
Inputs
Feedback VCO Frequency
Divide
(MHz)
30
600
30
25
25
25
637.5
60 0
637.5
750
B
LOCK
D
IAGRAM
OE
nPLL_SEL
REF_CLK
Pullup
Pulldown
P
IN
A
SSIGNMENT
D
Q
LE
nQ1
Q1
V
DDO
OE
nPLL_SEL
V
DDO
Q0
nQ0
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
XTAL_IN
XTAL_OUT
GND
REF_CLK
CLK_SEL
V
DD
V
DDA
FREQ_SEL
Pulldown
1
1
XTAL_IN
OSC
XTAL_OUT
CLK_SEL
Pulldown
0
Phase
Detector
VCO
580MHz-750MHz
DIV. N
÷4
0
Q0
nQ0
Q1
nQ1
ICS844252-04
16-Lead TSSOP
4.4mm x 5.0mm x 0.92mm
package body
G Package
Top View
0 = ÷25
(default)
1 = ÷30
FREQ_SEL
Pulldown
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on
initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications
without notice.
844252AG-04
www.icst.com/products/hiperclocks.html
REV. A JANUARY 26, 2006
1

ICS844252AG-04 Related Products

ICS844252AG-04 ICS844252-04 ICS844252AG-04T ICS844252AG-04LF ICS844252AG-04LFT
Description FEMTOCLOCKS⑩ CRYSTAL-TO-LVDS CLOCK GENERATOR FEMTOCLOCKS⑩ CRYSTAL-TO-LVDS CLOCK GENERATOR FEMTOCLOCKS⑩ CRYSTAL-TO-LVDS CLOCK GENERATOR FEMTOCLOCKS⑩ CRYSTAL-TO-LVDS CLOCK GENERATOR FEMTOCLOCKS⑩ CRYSTAL-TO-LVDS CLOCK GENERATOR
What is the role of TCP/UDP socket debugging tools?
After opening, select TCP SERVER and click Create. After entering the port number, an IP and port enclosed by a red circle will appear. How is this IP generated? What does it represent?...
面纱如雾 RF/Wirelessly
It is to wait for the falling edge of a pulse signal to arrive. How to describe it with vhdl
It is to wait for the falling edge of a pulse signal to arrive. How to describe it with vhdl...
pengwenxue FPGA/CPLD
Design of communication module based on CC2430 and ZigBee2006 protocol stack
Abstract: This paper introduces the basic characteristics of CC2430 chip and the basic contents of ZigBee2006 protocol stack. This paper discusses the hardware design of wireless communication module ...
xtss RF/Wirelessly
Inductive Whispering of TPS53015 DC-DC Buck Circuit
I made a DC-DC circuit with wide voltage input using TPS53015. The phenomenon during debugging is: After giving the control signal (BUCK_IO_EN is enabled), the specified voltage (5V) can be output nor...
xingsha Power technology
Urgent, 1000 core coins are needed to ask for STM8 hardware IIC dual-machine communication program,,,
I've been working on STM8 recently, and I've been stuck on hardware IIC for more than a week. I can't find any relevant information on the Internet. There is a routine for dual-machine communication i...
石玉 MCU
Question about pointer to function in C51
#include#include#define LEN sizeof(struct node) typedef void (*FUNC)(); struct node { FUNC address; }; void yemian_1(void) { printf("1111"); } void yemian_2(void) { printf("2222"); } void yemian_3(voi...
sen521abc Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1304  2783  2136  2772  333  27  57  44  56  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号